Using Selective Deposition Of Single Crystal Silicon, E.g., Selective Epitaxial Growth (seg) (epo) Patents (Class 257/E21.562)
-
Patent number: 7705416Abstract: A method of forming buried cavities in a wafer of monocrystalline semiconductor material with at least one cavity formed in a substrate of monocrystalline semiconductor material by timed TMAH etching silicon; covering the cavity with a material inhibiting epitaxial growth; and growing a monocrystalline epitaxial layer above the substrate and the cavities. Thereby, the cavity is completely surrounded by monocrystalline material. Starting from this wafer, it is possible to form a thin membrane. The original wafer must have a plurality of elongate cavities or channels, parallel and adjacent to one another. Trenches are then excavated in the epitaxial layer as far as the channels, and the dividers between the channels are removed by timed TMAH etching.Type: GrantFiled: September 18, 2003Date of Patent: April 27, 2010Assignee: STMicroelectronics S.r.l.Inventors: Gabriele Barlocchi, Flavio Villa
-
Patent number: 7696019Abstract: Semiconductor devices and methods of manufacturing thereof are disclosed. A preferred embodiment includes a semiconductor device comprising a workpiece, the workpiece including a first region and a second region proximate the first region. A first material is disposed in the first region, and at least one region of a second material is disposed within the first material in the first region, the second material comprising a different material than the first material. The at least one region of the second material increases a first stress of the first region.Type: GrantFiled: March 9, 2006Date of Patent: April 13, 2010Assignee: Infineon Technologies AGInventor: Jin-Ping Han
-
Patent number: 7687356Abstract: A method of forming a silicon germanium conduction channel under a gate stack of a semiconductor device, the gate stack being formed on a silicon layer on an insulating layer, the method including growing a silicon germanium layer over said silicon layer and heating the device such that germanium condenses in the silicon layer such that a silicon germanium channel is formed between the gate stack and the insulating layer.Type: GrantFiled: March 5, 2007Date of Patent: March 30, 2010Assignee: STMicroelectronics Crolles 2 SASInventors: Philippe Coronel, Arnaud Pouydebasque
-
Patent number: 7683362Abstract: A method of fabricating a semiconductor device is disclosed that is able to suppress a short channel effect and improve carrier mobility. In the method, trenches are formed in a silicon substrate corresponding to a source region and a drain region. When epitaxially growing p-type semiconductor mixed crystal layers to fill up the trenches, the surfaces of the trenches are demarcated by facets, and extended portions of the semiconductor mixed crystal layers are formed between bottom surfaces of second side wall insulating films and a surface of the silicon substrate, and extended portion are in contact with a source extension region and a drain extension region.Type: GrantFiled: June 21, 2006Date of Patent: March 23, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Hiroyuki Ohta, Takashi Sakuma, Yosuke Shimamune, Akiyoshi Hatada, Akira Katakami, Naoyoshi Tamura
-
Patent number: 7678675Abstract: Exemplary embodiments provide triple-gate semiconductor devices isolated by reverse STI structures and methodologies for their manufacture. In an exemplary process, stacked layers including a form layer over a dielectric layer can be formed over a semiconductor substrate. One or more trenches can be formed by etching through the stacked layers. The one or more trenches can be filled by an active area material to form one or more active areas, which can be isolated by remaining portions of the dielectric layer. Bodies of the active area material can be exposed by removing the form layer. One or more triple-gate devices can then be formed on the exposed active area material. The exemplary triple-gate semiconductor devices can control the dimensions for the active areas and provide less isolation spacing between the active areas, which optimizes manufacturing efficiency and device integration quality.Type: GrantFiled: April 24, 2007Date of Patent: March 16, 2010Assignee: Texas Instruments IncorporatedInventors: James Joseph Chambers, Mark Robert Visokay
-
Patent number: 7659153Abstract: A field effect device is disclosed which has a body formed of a crystalline semiconductor material and has at least one vertically oriented section and at least one horizontally oriented section. The device is produced in SOI technology by fabricating first a formation of the device in masking insulators, and then transferring this formation through several etching steps into the SOI layer. The segmented field effect device combines FinFET, or fully depleted silicon-on-insulator FETs, type devices with fully depleted planar devices. This combination allows device width control with FinFET type devices. The segmented field effect device gives high current drive for a given layout area. The segmented field effect devices allow for the fabrication of high performance processors.Type: GrantFiled: June 20, 2008Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Ying Zhang, Bruce B. Doris, Thomas Safron Kanarsky, Meikei Ieong, Jakub Tadeusz Kedzierski
-
Patent number: 7648893Abstract: A method for manufacturing a semiconductor including the steps of supplying a substrate having a support with one face supporting a strained silicon thin layer; forming a first mask on a portion of the strained silicon thin layer; epitaxy of Si1-xGex on the portion of the layer not masked by the first mask; condensating germanium to obtain a strained germanium layer, the strained germanium layer then covered by a silicon oxide layer; eliminating the first mask and of the silicon oxide layer thereby exposing a semi-conducting thin layer; forming a second mask on the semi-conducting thin layer exposed via the previous step, the second mask protecting a region of the exposing a remaining strained germanium portion; epitaxial growing germanium on the remaining strained germanium portion; and removing the second mask.Type: GrantFiled: June 24, 2008Date of Patent: January 19, 2010Assignee: Commissariat A l'Energie AtomiqueInventors: Jean-Francois Damlencourt, Laurent Clavelier
-
Patent number: 7632730Abstract: A CMOS image sensor and a manufacturing method are disclosed. The gates of the transistors are formed in the active region of the unit pixel, and a diffusion region for the photo diode is defined by an ion implantation of impurities to the semiconductor substrate. The patterns of the photoresist that are the masking layer against ion implantation are formed on the semiconductor substrate in such a manner that they have the boundary portion of the isolation layer so as not to make the boundary of the defined photo diode contact with the boundary of the isolation layer. Damages by an ion implantation of impurities at the boundary portion between the diffusion region for the photo diode and the isolation layer are prevented, which reduces dark current of the COMS image sensor.Type: GrantFiled: April 18, 2008Date of Patent: December 15, 2009Assignee: Dongbu Electonrics Co., Ltd.Inventor: Chang Hun Han
-
Patent number: 7618865Abstract: A method in the fabrication of a monolithically integrated vertical device on an SOI substrate comprises the steps of providing an SOI substrate including, from bottom to top, a silicon bulk material, an insulating layer, and an monocrystalline silicon layer; forming an opening in the substrate, which extends into the bulk-material, forming silicon oxide on exposed silicon surfaces in the opening and subsequently removing the formed oxide, whereby steps in the opening are formed; forming a region of epitaxial silicon in the opening; and forming a deep trench in an area around the opening, whereby the steps in the opening are removed.Type: GrantFiled: August 31, 2005Date of Patent: November 17, 2009Assignee: Infineon Technologies AGInventors: Ted Johansson, Hans Norstroem
-
Patent number: 7611937Abstract: A method of forming a semiconductor structure having a hybrid crystal orientation and forming MOSFETs having improved performance on the semiconductor structure is provided. The method includes providing a substrate comprising a buried oxide (BOX) on a first semiconductor layer, and a second semiconductor layer on the BOX, wherein the first and second semiconductor layers have a first and a second crystal orientation, respectively, and wherein the substrate comprises a first region and a second region. An isolation structure is formed in the second region extending to the first semiconductor layer. A trench is then formed in the isolation structure, exposing the first semiconductor layer. A semiconductor material is epitaxially grown in the trench. The method further includes forming a MOSFET of a first type on the second semiconductor layer and a MOSFET of an opposite type than the first type on the epitaxially grown semiconductor material.Type: GrantFiled: November 17, 2005Date of Patent: November 3, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Te Lin, I-Lu Wu, Mariam Sadaka
-
Patent number: 7579617Abstract: A method of fabricating a semiconductor device is disclosed that is able to suppress a short channel effect and improve carrier mobility. In the method, trenches are formed in a silicon substrate corresponding to a source region and a drain region. When epitaxially growing p-type semiconductor mixed crystal layers to fill up the trenches, the surfaces of the trenches are demarcated by facets, and extended portions of the semiconductor mixed crystal layers are formed between bottom surfaces of second side wall insulating films and a surface of the silicon substrate, and extended portion are in contact with a source extension region and a drain extension region.Type: GrantFiled: September 20, 2005Date of Patent: August 25, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Yosuke Shimamune, Hiroyuki Ohta, Akiyoshi Hatada, Akira Katakami, Naoyoshi Tamura
-
Patent number: 7557002Abstract: Some embodiments include formation of at least one cavity in a first semiconductor material, followed by epitaxially growing a second semiconductor material over the first semiconductor material and bridging across the at least one cavity. The cavity may be left open, or material may be provided within the cavity. The material provided within the cavity may be suitable for forming, for example, one or more of electromagnetic radiation interaction components, transistor gates, insulative structures, and coolant structures. Some embodiments include one or more of transistor devices, electromagnetic radiation interaction components, transistor devices, coolant structures, insulative structures and gas reservoirs.Type: GrantFiled: August 18, 2006Date of Patent: July 7, 2009Assignee: Micron Technology, Inc.Inventors: David H. Wells, Eric R. Blomiley
-
Patent number: 7534704Abstract: In a thin layer structure and a method of forming the same, a first preliminary insulation pattern is formed on a substrate and includes a first opening exposing the substrate. One or more preliminary seed patterns including single crystalline silicon are formed in the first opening. A second insulation layer is formed on the first preliminary insulation pattern and the one or more preliminary seed patterns. A second insulation pattern, a first insulation pattern and one or more seed patterns are formed by etching the first and second insulation layers and the one or more preliminary seed patterns. The second insulation pattern includes a second opening having a flat bottom portion. A single crystalline silicon pattern is formed in the second opening, wherein a central thickness of the single crystalline silicon pattern is substantially identical to a peripheral thickness thereof, thereby reducing or preventing a thinning defect in a semiconductor device.Type: GrantFiled: June 9, 2006Date of Patent: May 19, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Kyu Ha, Jun Seo, Min-Chul Chae, Yong-Sun Ko, Young-Mi Lee, Jae-Seung Hwang
-
Patent number: 7531240Abstract: A method of fabricating a large substrate with a locally integrated single crystalline silicon layer is provided. The method includes: forming a buffer layer on a support plate; separately fabricating a single crystalline silicon layer; attaching the single crystalline silicon layer having a predetermined thickness, which is separately fabricated, to a predetermined portion in the support plate; forming a non-single crystalline silicon layer having a predetermined thickness to cover the single crystalline silicon layer and the buffer layer; and processing the non-single crystalline silicon layer to expose a surface of the non-single crystalline silicon layer and to level the surface of the non-single crystalline silicon layer with a surface of the amorphous silicon layer.Type: GrantFiled: December 20, 2005Date of Patent: May 12, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Wenxu Xianyu, Takashi Noguchi, Young-soo Park, Hans S. Cho, Huaxiang Yin
-
Patent number: 7517744Abstract: A method of forming capacitorless DRAM over localized silicon-on-insulator comprises the following steps: A silicon substrate is provided, and an array of silicon studs is defined within the silicon substrate. An insulator layer is defined atop at least a portion of the silicon substrate, and between the silicon studs. A silicon-over-insulator layer is defined surrounding the silicon studs atop the insulator layer, and a capacitorless DRAM is formed within and above the silicon-over-insulator layer.Type: GrantFiled: June 8, 2006Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventors: Suraj Mathew, Jigish D. Trivedi
-
Patent number: 7510957Abstract: A semiconductor device which includes a laterally extending stack of laterally adjacent conductive semiconductor regions formed over a support surface of a substrate, and a method for fabricating the device.Type: GrantFiled: December 4, 2006Date of Patent: March 31, 2009Assignee: International Rectifier CorporationInventors: Robert Beach, Paul Bridger
-
Patent number: 7498265Abstract: Memory cell structures, including PSOIs, NANDs, NORs, FinFETs, etc., and methods of fabrication have been described that include a method of epitaxial silicon growth. The method includes providing a silicon layer on a substrate. A dielectric layer is provided on the silicon layer. A trench is formed in the dielectric layer to expose the silicon layer, the trench having trench walls in the <100> direction. The method includes epitaxially growing silicon between trench walls formed in the dielectric layer.Type: GrantFiled: October 4, 2006Date of Patent: March 3, 2009Assignee: Micron Technology, Inc.Inventors: David H. Wells, Du Li
-
Patent number: 7488633Abstract: A mask for crystallization of amorphous silicon to polysilicon is provided. The mask includes a plurality of slit patterns for defining regions to be illuminated. The plurality of slit patterns are formed along a longitudinal first direction and the mask moves along a longitudinal second direction. The first longitudinal direction is substantially perpendicular to the second longitudinal direction. Each of the split patterns is deviated apart by substantially a same distance from another. Thus, the polysilicon using the mask.Type: GrantFiled: January 18, 2008Date of Patent: February 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Koo Kang, Sook-Young Kang, Hyun-Jae Kim
-
Patent number: 7470602Abstract: A workpiece object is prepared which has a thin film on the surface and made of amorphous material. A pulse laser beam is applied to the thin film, the pulse laser beam having an elongated beam cross section along one direction on the surface of the thin film. With this pulse laser beam, the thin film is melted and thereafter the thin film is solidified to form crystal grains framing chains along a long axis direction of a beam incidence region in first stripe regions. The first stripe regions extend along the long axis direction in regions of the beam incidence region between its center line and borders of the beam incidence region extending along the long axis direction, and are spaced apart from the borders and the center line by a predetermined distance.Type: GrantFiled: April 4, 2005Date of Patent: December 30, 2008Assignee: Sumitomo Heavy Industries, LTD.Inventors: Toshio Kudo, Kouji Seike, Kazunori Yamazaki
-
Patent number: 7459380Abstract: In accordance with the present invention, improved methods for reducing the dislocation density of nitride epitaxial films are provided. Specifically, an in-situ etch treatment is provided to preferentially etch the dislocations of the nitride epitaxial layer to prevent threading of the dislocations through the nitride epitaxial layer. Subsequent to etching of the dislocations, an epitaxial layer overgrowth is performed. In certain embodiments, the etching of the dislocations occurs simultaneously with growth of the epitaxial layer. In other embodiments, a dielectric mask is deposited within the etch pits formed at the dislocations prior to the epitaxial layer overgrowth.Type: GrantFiled: May 5, 2006Date of Patent: December 2, 2008Assignee: Applied Materials, Inc.Inventors: David Bour, Sandeep Nijhawa, Jacob Smith, Lori Washington
-
Patent number: 7452757Abstract: Silicon-on-insulator (SOI) structures are provided by forming a single-crystal insulator over a substrate, followed by heteroepitaxy of a semiconductor layer thereover. Atomic layer deposition (ALD) is preferably used to form an amorphous insulator, followed by solid phase epitaxy to convert the layer into a single-crystal structure. Advantageously, the crystalline insulator has a lattice structure and lattice constant closely matching that of the semiconductor formed over it, and a ternary insulating material facilitates matching properties of the layers. Strained silicon can be formed without need for a buffer layer. An amorphous SiO2 layer can optionally be grown underneath the insulator. In addition, a buffer layer can be grown, either between the substrate and the insulator or between the insulator and the semiconductor layer, to produce desired strain in the active semiconductor layer.Type: GrantFiled: May 7, 2003Date of Patent: November 18, 2008Assignee: ASM America, Inc.Inventors: Christiaan J. Werkhoven, Ivo Raaijmakers, Chantal Arena
-
Methods of fabricating silicon-on-insulator substrates having a laser-formed single crystalline film
Patent number: 7432173Abstract: In some methods of fabricating a silicon-on-insulator substrate, a semiconductor substrate is provided that includes a single crystalline structure within at least a defined region thereof. A first insulating film is formed on the defined region of the semiconductor substrate with an opening that exposes a portion of the defined region of the semiconductor substrate having the single crystalline structure. A first non-single crystalline film is formed on the exposed portion of the semiconductor substrate and that at least substantially fills the opening in the first insulating film. A laser beam is generated that heats the first non-single crystalline film to change the first non-single crystalline film into a first single crystalline film having substantially the same single crystalline structure as the defined region of the semiconductor substrate.Type: GrantFiled: March 12, 2007Date of Patent: October 7, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sungkwan Kang, Yong-Hoon Son, Jongwook Lee, Yugyun Shin -
Patent number: 7432149Abstract: Methods and structures for CMOS devices with hybrid crystal orientations using double SOI substrates is provided. In accordance with preferred embodiments, a manufacturing sequence includes the steps of forming an SOI silicon epitaxy layer after the step of forming shallow trench isolation regions. The preferred sequence allows hybrid SOI CMOS fabrication without encountering problems caused by forming STI regions after epitaxy. A preferred device includes an NFET on a {100} crystal orientation and a PFET on a {110} crystal orientation. An NMOS channel may be oriented along the <100> direction, which is the direction of maximum electron mobility for a {100} substrate. A PMOS channel may be oriented along the <110> direction, which is the direction where hole mobility is maximum for a {110} substrate.Type: GrantFiled: November 30, 2005Date of Patent: October 7, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: I-Lu Wu, Chung-Te Lin, Tan-Chen Lee
-
Publication number: 20080213952Abstract: A method of manufacturing an integrated circuit (IC) utilizes a shallow trench isolation (STI) technique. The shallow trench isolation technique is used in strained silicon (SMOS) process. The strained material is formed after the trench is formed. The process can be utilized on a compound semiconductor layer above a box layer.Type: ApplicationFiled: May 5, 2008Publication date: September 4, 2008Inventors: Qi Xiang, James N. Pan, Jung-Suk Goo
-
Patent number: 7405140Abstract: A method for selectively forming an epitaxial Si containing film on a semiconductor structure at low temperature. The method includes providing the structure in a process chamber, the structure containing a Si substrate having an epitaxial Si surface area and a patterned film area thereon. A Si film is non-selectively deposited onto the structure, the Si film comprising an epitaxial Si film deposited onto the epitaxial Si surface and a non-epitaxial Si film deposited onto an exposed surface of the patterned film. The non-epitaxial Si film is selectively dry etched away to form a patterned epitaxial Si film. The Si film may be a SiGe film.Type: GrantFiled: August 18, 2005Date of Patent: July 29, 2008Assignee: Tokyo Electron LimitedInventors: Anthony Dip, Allen John Leith, Seungho Oh
-
Patent number: 7399686Abstract: A semiconductor processing method includes providing a substrate, forming a plurality of semiconductor layers in the substrate, each of the semiconductor layers being distinct and selected from different groups of semiconductor element types, the semiconductor layers comprising first, second, and third semiconductor layers. The method further includes forming a nitride cap layer on the second semiconductor layer prior to forming the third semiconductor layer. Semiconductor structure formed by the above method is also described.Type: GrantFiled: September 1, 2005Date of Patent: July 15, 2008Assignee: International Business Machines CorporationInventors: Howard Hao Chen, Louis Lu-Chen Hsu, Jack Allan Mandelman
-
Patent number: 7355248Abstract: A semiconductor device includes a first semiconductor layer that is formed on a first insulating layer; a second insulating layer that is formed on the first semiconductor layer; a second semiconductor layer that is formed on the second insulating layer; a first gate electrode that is formed on the second semiconductor layer; first conductive-source and drain layers that are formed in the second semiconductor layer and are arranged at sides of the gate electrode; and a first wiring layer that connects the first gate electrode to the first semiconductor layer.Type: GrantFiled: November 14, 2005Date of Patent: April 8, 2008Assignee: Seiko Epson CorporationInventor: Tatsushi Kato
-
Patent number: 7351633Abstract: A method of fabricating a semiconductor device using selective epitaxial growth (SEG) is disclosed. The method comprises; forming a seed window exposing a portion of a substrate through an interlayer insulating layer, growing a single crystal silicon SEG layer in the seed window using the exposed portion of the substrate as a seed, depositing an amorphous silicon layer on the interlayer insulating layer and in contact with the SEG layer, and performing an annealing process on the amorphous silicon layer over an annealing interval, and during the annealing interval applying microwave energy to the amorphous silicon layer.Type: GrantFiled: June 12, 2006Date of Patent: April 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Jun-Seuck Kim
-
Patent number: 7352034Abstract: Methods of forming a semiconductor structure having FinFET's and planar devices, such as MOSFET's, on a common substrate by a damascene approach. A semiconductor fin of the FinFET is formed on a substrate with damascene processing in which the fin growth may be interrupted to implant ions that are subsequently transformed into a region that electrically isolates the fin from the substrate. The isolation region is self-aligned with the fin because the mask used to form the damascene-body fin also serves as an implantation mask for the implanted ions. The fin may be supported by the patterned layer during processing that forms the FinFET and, more specifically, the gate of the FinFET. The electrical isolation surrounding the FinFET may also be supplied by a self-aligned process that recesses the substrate about the FinFET and at least partially fills the recess with a dielectric material.Type: GrantFiled: August 25, 2005Date of Patent: April 1, 2008Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7344957Abstract: A method (100) of forming a silicon-on-insulator (SOI) wafer includes forming one or more channels in a top surface of a first wafer (104), and forming an insulator layer on a second wafer (106). The second wafer is treated (108) to generate a structural weakness therein, and the first and second wafers together (110) are then bonded together so that the channels face the insulator layer. A portion of the second wafer is then removed (112) from the bonded first and second wafers at a location corresponding to the structure weakness.Type: GrantFiled: January 19, 2005Date of Patent: March 18, 2008Assignee: Texas Instruments IncorporatedInventor: Gabriel G. Barna
-
Patent number: 7335541Abstract: A mask for crystallization of amorphous silicon to polysilicon is provided. The mask includes a plurality of slit patterns for defining regions to be illuminated. The plurality of slit patterns are formed along a longitudinal first direction and the mask moves along a longitudinal second direction. The first longitudinal direction is substantially perpendicular to the second longitudinal direction. Each of the split patterns is deviated apart by substantially a same distance from another. Thus, the polysilicon using the mask are grown to be isotropic with respect to the horizontal and vertical directions.Type: GrantFiled: May 26, 2004Date of Patent: February 26, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Koo Kang, Sook-Young Kang, Hyun-Jae Kim
-
Patent number: 7265417Abstract: A double gated silicon-on-insulator (SOI) MOSFET is fabricated by forming epitaxially grown channels, followed by a damascene gate. The double gated MOSFET features narrow channels, which increases current drive per layout width and provides low out conductance.Type: GrantFiled: June 16, 2004Date of Patent: September 4, 2007Assignee: International Business Machines CorporationInventors: James W. Adkisson, Paul D. Agnello, Arne W. Ballantine, Rama Divakaruni, Erin C. Jones, Edward J. Nowak, Jed H. Rankin
-
Patent number: 7186627Abstract: A method for forming device isolation film of semiconductor device is provided, the method including forming a pad oxide film, a pad nitride film, and an oxide film for device isolation on a semiconductor substrate, etching a predetermined region of the oxide film for device isolation, the pad nitride film, the pad oxide film, and the semiconductor substrate to form a trench, forming a SEG silicon layer in the trench to form an active region, and forming a gap-fill insulating film on the resulting structure having a gap between sidewalls of the trench and the SEG silicon layer.Type: GrantFiled: November 30, 2004Date of Patent: March 6, 2007Assignee: Hynix Semiconductor IncInventor: Seung Woo Jin
-
Patent number: 7172930Abstract: A cost efficient and manufacturable method of fabricating strained semiconductor-on-insulator (SSOI) substrates is provided that avoids wafer bonding. The method includes growing various epitaxial semiconductor layers on a substrate, wherein at least one of the semiconductor layers is a doped and relaxed semiconductor layer underneath a strained semiconductor layer; converting the doped and relaxed semiconductor layer into a porous semiconductor via an electrolytic anodization process, and oxidizing to convert the porous semiconductor layer into a buried oxide layer. The method provides a SSOI substrate that includes a relaxed semiconductor layer on a substrate; a high-quality buried oxide layer on the relaxed semiconductor layer; and a strained semiconductor layer on the high-quality buried oxide layer. In accordance with the present invention, the relaxed semiconductor layer and the strained semiconductor layer have identical crystallographic orientations.Type: GrantFiled: July 2, 2004Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventors: Thomas N. Adam, Stephen W. Bedell, Joel P. de Souza, Keith E. Fogel, Alexander Reznicek, Devendra K. Sadana, Ghavam Shahidi
-
Patent number: 7078299Abstract: A method of forming a finFET transistor using a sidewall epitaxial layer includes forming a silicon germanium (SiGe) layer above an oxide layer above a substrate, forming a cap layer above the SiGe layer, removing portions of the SiGe layer and the cap layer to form a feature, forming sidewalls along lateral walls of the feature, and removing the feature.Type: GrantFiled: September 3, 2003Date of Patent: July 18, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Witold P. Maszara, Jung-Suk Goo, James N. Pan, Qi Xiang