Using Bonding Technique (epo) Patents (Class 257/E21.567)
E Subclasses
-
Patent number: 8709911Abstract: The present invention is a method for producing an SOI substrate including the steps of: preparing a bond wafer and a base wafer which are composed of single crystal silicon wafers; forming an oxide film on a surface of at least one of the bond wafer and the base wafer so that a thickness of a buried oxide film after bonding becomes 3 ?m or more; bonding the bond wafer and the base wafer via the oxide film; performing a low-temperature heat treatment at a temperature of 400° C. or more and 1000° C. or less to the bonded substrate; thinning the bond wafer to be an SOI layer; and increasing bonding strength by performing a high-temperature heat treatment at a temperature exceeding 1000° C. Thus, a method for producing an SOI substrate by which generation of slip dislocations is suppressed and an SOI substrate having a high-quality SOI layer can be obtained, for producing a SOI layer in which the thickness of a buried oxide film is thick as 3 ?m or more by a bonding method, etc. are provided.Type: GrantFiled: April 15, 2008Date of Patent: April 29, 2014Assignee: Shin-Etsu Handotai Co., Ltd.Inventor: Masao Matsumine
-
Patent number: 8709912Abstract: Even when a substrate for treatment is joined with a supporting substrate having an outer shape larger than that of the substrate for treatment, with a photothermal conversion layer and an adhesive layer interposed, and the surface of the substrate for treatment on the side opposite this joined surface is treated, the occurrence of a defective external appearance on the treatment surface of the substrate for treatment is prevented. An adhesive layer 4 is formed on one surface of a substrate for treatment 3, a photothermal conversion layer 2 is formed on one surface of a supporting substrate 1 having a surface with an outer shape larger than that of the surface of the substrate for treatment, and the substrate for treatment 3 is bonded onto the surface of the photothermal conversion layer 2 with the adhesive layer 4 interposed, to obtain a layered member.Type: GrantFiled: April 15, 2009Date of Patent: April 29, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Yuichi Urano, Kenichi Kazama
-
Publication number: 20140091439Abstract: One embodiment for forming a shaped substrate for an electronic device can form a shaped perimeter to define the substrate shape on the surface of a substrate. The shaped perimeter can extend at least part way into the substrate. A subsequent thinning process can remove substrate material and expose the shaped perimeter effectively forming shaped dies from the substrate.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: APPLE INC.Inventors: Shawn X. ARNOLD, Matthew E. LAST
-
Patent number: 8685837Abstract: After depressed portions (4) have been formed in advance in that surface of a Si substrate (1) on which Si single films (8) are to be formed, that surface of the Si substrate (1) on which the Si single films are to be formed and an intermediate substrate (5) are bonded together, and elements are separated from each other by grinding the Si substrate (1) from the bottom wall side of the depressed portions (4).Type: GrantFiled: January 17, 2011Date of Patent: April 1, 2014Assignee: Sharp Kabushiki KaishaInventor: Masahiro Mitani
-
Publication number: 20140084302Abstract: An integrated circuit is provided, the integrated circuit including: a carrier including at least one electronic component and at least one contact area disposed on a first side of the carrier, wherein the at least one electronic component is electrically connected to the at least one contact area; an inorganic material layer wafer bonded to the first side of the carrier, wherein the carrier has a first coefficient of thermal expansion, and wherein the inorganic material layer has a second coefficient of thermal expansion, wherein the second coefficient of thermal expansion has a difference of less than 100% compared with the first coefficient of thermal expansion; and at least one contact via formed through the inorganic material layer, wherein the at least one contact via contacts the at least one contact area.Type: ApplicationFiled: September 25, 2012Publication date: March 27, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Khalil Hosseini, Joachim Mahler, Anton Mauder
-
Patent number: 8673740Abstract: A method is for formation of an electrically conducting through-via within a first semiconductor support having a front face and comprising a silicon substrate. The method may include forming of a first insulating layer on top of the front face of the first semiconductor support, fabricating a handle including, within an additional rigid semiconductor support having an intermediate semiconductor layer, and forming on either side of the intermediate semiconductor layer of a porous region and of an additional insulating layer. The method may also include direct bonding of the first insulating layer and of the additional insulating layer, and thinning of the silicon substrate of the first semiconductor support so as to form a back face opposite to the front face.Type: GrantFiled: September 14, 2012Date of Patent: March 18, 2014Assignee: STMicroelectronics (Crolles 2) SASInventors: Julien Cuzzocrea, Laurent-Luc Chapelon
-
Patent number: 8669633Abstract: An assembly includes a first packaged device that contains a first image sensor having first fiducial marks thereon. On a portion of the first packaged device at a predetermined location relative to the first fiducial marks is adhesive, and a first connection body is fixed within the adhesive and registered at the predetermined location relative to the first fiducial marks. The first connection body is mated into the first counter hole formed in a plate at a predetermined location.Type: GrantFiled: July 25, 2011Date of Patent: March 11, 2014Assignee: Teledyne Dalsa, Inc.Inventor: Anton Petrus Maria van Arendonk
-
Patent number: 8664081Abstract: A computer readable medium is provided that is encoded with a program comprising instructions for performing a method for fabricating a 3D integrated circuit structure. Provided are an interface wafer including a first wiring layer and through-silicon vias, and a first active circuitry layer wafer including active circuitry. The first active circuitry layer wafer is bonded to the interface wafer. Then, a first portion of the first active circuitry layer wafer is removed such that a second portion remains attached to the interface wafer. A stack structure including the interface wafer and the second portion of the first active circuitry layer wafer is bonded to a base wafer. Next, the interface wafer is thinned so as to form an interface layer, and metallizations coupled through the through-silicon vias in the interface layer to the first wiring layer are formed on the interface layer.Type: GrantFiled: August 10, 2012Date of Patent: March 4, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Robert Hannon, Subramanian S. Iyer, Steven J. Koester, Fei Liu, Sampath Purushothaman, Albert M. Young, Roy R. Yu
-
Publication number: 20140054748Abstract: An edge trimming method includes providing a semiconductor wafer having a front side and a backside, trimming an edge of a periphery of the semiconductor wafer from the front side to form at least a notch region around the periphery of the front side of the semiconductor wafer, and providing the front side of the semiconductor wafer to a handle wafer. The notch region comprises a first wall and a second wall, and the first and the second wall are perpendicular to each other.Type: ApplicationFiled: August 21, 2012Publication date: February 27, 2014Inventor: GENMAO LIU
-
Publication number: 20140051229Abstract: A graphene lattice comprising an ordered array of graphene nanoribbons is provided in which each graphene nanoribbon in the ordered array has a width that is less than 10 nm. The graphene lattice including the ordered array of graphene nanoribbons is formed by utilizing a layer of porous anodized alumina as a template which includes dense alumina portions and adjacent amorphous alumina portions. The amorphous alumina portions are removed and the remaining dense alumina portions which have an ordered lattice arrangement are employed as an etch mask. After removing the amorphous alumina portions, each dense alumina portion has a width which is also less than 10 nm.Type: ApplicationFiled: August 15, 2012Publication date: February 20, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christos D. Dimitrakopoulos, Aaron D. Franklin, Joshua T. Smith
-
Publication number: 20140042586Abstract: There are provided a silicon substrate and a method of fabricating the same, the silicon substrate including: first and second silicon substrates having corresponding bonding surfaces; a silicon oxide film formed between the first and second silicon substrates and having at least one trench communicating with the outside; and a hermetic portion formed on an end portion of the trench according to oxidation of the silicon oxide film.Type: ApplicationFiled: November 9, 2012Publication date: February 13, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Hyun Kee LEE, Sung Min CHO
-
Publication number: 20140042625Abstract: A structure comprises a first semiconductor substrate, a first bonding layer deposited on a bonding side the first semiconductor substrate, a second semiconductor substrate stacked on top of the first semiconductor substrate and a second bonding layer deposited on a bonding side of the second semiconductor substrate, wherein the first bonding layer is of a horizontal length greater than a horizontal length of the second semiconductor substrate, and wherein there is a gap between an edge of the second bonding layer and a corresponding edge of the second semiconductor substrate.Type: ApplicationFiled: August 9, 2012Publication date: February 13, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsin-Ting Huang, Jung-Huei Peng, Shang-Ying Tsai, Li-Min Hung, Yao-Te Huang, Yi-Chuan Teng, Chin-Yi Cho
-
Publication number: 20140030847Abstract: A bonded device having at least one porosified surface is disclosed. The porosification process introduces nanoporous holes into the microstructure of the bonding surfaces of the devices. The material property of a porosified material is softer as compared to a non-porosified material. For the same bonding conditions, the use of the porosified bonding surfaces enhances the bond strength of the bonded interface as compared to the non-porosified material.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Rama Krishna KOTLANKA, Rakesh KUMAR, Premachandran CHIRAYARIKATHUVEEDU SANKARAPILLAI, Huamao LIN, Pradeep YELEHANKA
-
Patent number: 8637381Abstract: Aspects of the invention provide for preventing undercuts during wafer etch processing and enhancing back-gate to channel electrical coupling. In one embodiment, aspects of the invention include a semiconductor structure, including: a high-k buried oxide (BOX) layer atop a bulk silicon wafer, the high-k BOX layer including: at least one silicon nitride layer; and a high-k dielectric layer; and a silicon-on-insulator (SOI) layer positioned atop the high-k BOX layer.Type: GrantFiled: October 17, 2011Date of Patent: January 28, 2014Assignee: International Business Machines CorporationInventors: Effendi Leobandung, Dae-Gyu Park, Shom S. Ponoth, Zhibin Ren, Ghavam G. Shahidi, Leathen Shi
-
Patent number: 8633089Abstract: An array of semiconductor components, comprising a first plurality of semiconductor components and a second plurality of semiconductor components held on a carrier, is bonded onto one or more substrates. The first plurality of semiconductor components is first located for pick-up by a transfer device, and each semiconductor component comprised in the first plurality of semiconductor components is picked up with the transfer device and is bonded onto a respective bonding position on the one or more substrates. After the first plurality of semiconductor components have been picked up and bonded, the carrier is rotated and the second plurality of semiconductor components is located for pick-up by the transfer device. Thereafter, each semiconductor component comprised in the second plurality of semiconductor components is picked up with the transfer device and is bonded onto a respective bonding position on the one or more substrates.Type: GrantFiled: March 28, 2011Date of Patent: January 21, 2014Assignee: ASM Assembly Automation LtdInventors: Man Chung Ng, Keung Chau
-
Patent number: 8633570Abstract: A method is demonstrated to form an SOI substrate having a silicon layer with reduced surface roughness in a high yield. The method includes the step of bonding a base substrate such as a glass substrate and a bond substrate such as a single crystal semiconductor substrate to each other, where a region in which bonding of the base substrate with the bond substrate cannot be performed is provided at the interface therebetween. Specifically, the method is exemplified by the combination of: irradiating the bond substrate with accelerated ions; forming an insulating layer over the bond substrate; forming a region in which bonding cannot be performed in part of the surface of the bond substrate; bonding the bond substrate and the base substrate to each other with the insulating layer therebetween; and separating the bond substrate from the base substrate, leaving a semiconductor layer over the base substrate.Type: GrantFiled: September 24, 2011Date of Patent: January 21, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoki Okuno
-
Publication number: 20140008819Abstract: A substrate structure is provided, including a substrate and a strengthening member bonded to a surface of the substrate. The strengthening member has a CTE (Coefficient of Thermal Expansion) less than that of the substrate so as to effectively prevent warpage from occurring to the substrate structure.Type: ApplicationFiled: October 25, 2012Publication date: January 9, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chien-Feng Chan, Chun-Tang Lin, Yi-Che Lai
-
Publication number: 20140001604Abstract: Semiconductor structures are fabricated that include a semiconductor material bonded to a substrate with a layer of dielectric material between the semiconductor material and the substrate. At least one fluidic microchannel extends in a lateral direction through the layer of dielectric material between the semiconductor material and the substrate. The at least one fluidic microchannel includes at least one laterally extending section having a transverse cross-sectional shape entirely surrounded by the layer of dielectric material.Type: ApplicationFiled: June 28, 2012Publication date: January 2, 2014Applicant: SOITECInventor: Mariam Sadaka
-
Publication number: 20130334706Abstract: A chip package includes a first die with an active surface having at least one die pad positioned thereon; a first adhesive layer having a first surface coupled to the active surface of the first die and a second surface opposite the first surface; and a first dielectric layer having a top surface. A first portion of the top surface of the first dielectric layer is coupled to the second surface of the first adhesive layer. A second portion of the top surface of the first dielectric layer, distinct from the first portion, is substantially free of adhesive.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Inventors: Paul Alan McConnelee, Arun Virupaksha Gowda
-
Publication number: 20130328159Abstract: Methods and structures are provided for implementing independently voltage controlled isolated silicon regions under a buried oxide layer for biasing field effect transistors above the buried oxide layer on Silicon-on-Insulator (SOI) wafers. Using a bonded-wafer technique, a first bulk substrate wafer is bonded with a second wafer providing a buried oxide (BOX) layer under a transistor silicon layer creating an SOI wafer. An independently voltage controlled isolated silicon region is created in the created SOI wafer beneath the BOX layer. The transistor silicon layer is polished to a desired thickness, and normal processing is continued with transistors and desired circuits placed over the isolated silicon region. A contact is formed through the transistor silicon layer and BOX layer to the isolated silicon region for connecting the independently voltage controlled isolated silicon region to a voltage.Type: ApplicationFiled: June 12, 2012Publication date: December 12, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karl R. Erickson, Phil C. Paone, David P. Paulsen, John E. Sheets, II, Gregory J. Uhlmann, Kelly L. Williams
-
Patent number: 8603896Abstract: A method for transferring a monocrystalline semiconductor layer onto a support substrate by implanting species in a donor substrate; bonding the donor substrate to the support substrate; and fracturing the donor substrate to transfer the layer onto the support substrate; wherein a portion of the monocrystalline layer to be transferred is rendered amorphous, without disorganizing the crystal lattice of a second portion of the layer, with the portions being, respectively, a surface portion and a buried portion of the monocrystalline layer; and wherein the amorphous portion is recrystallized at a temperature below 500° C., with the crystal lattice of the second portion serving as a seed for recrystallization.Type: GrantFiled: July 26, 2012Date of Patent: December 10, 2013Assignee: SoitecInventors: Gweltaz Gaudin, Carlos Mazure
-
Patent number: 8603897Abstract: A method for manufacturing a bonded wafer including bonding together a bond wafer and a base wafer each having a chamfered portion at an outer circumference and thinning the bond wafer, wherein the thinning of the bond wafer includes: a first step of performing surface grinding on the bond wafer such that a thickness of the bond wafer reaches a first predetermined thickness; a second step of removing an outer circumference portion of the ground bond wafer; and a third step of performing surface grinding on the bond wafer such that the thickness of the bond wafer reaches a second predetermined thickness.Type: GrantFiled: December 27, 2010Date of Patent: December 10, 2013Assignee: Shin-Etsu Handotai Co., Ltd.Inventor: Tadahiro Kato
-
Publication number: 20130320556Abstract: Three dimensional integrated circuit (3DIC) structures and hybrid bonding methods for semiconductor wafers are disclosed. A 3DIC structure includes a first semiconductor device having first conductive pads disposed within a first insulating material on a top surface thereof, the first conductive pads having a first recess on a top surface thereof. The 3DIC structure includes a second semiconductor device having second conductive pads disposed within a second insulating material on a top surface thereof coupled to the first semiconductor device, the second conductive pads having a second recess on a top surface thereof. A sealing layer is disposed between the first conductive pads and the second conductive pads in the first recess and the second recess. The sealing layer bonds the first conductive pads to the second conductive pads. The first insulating material is bonded to the second insulating material.Type: ApplicationFiled: June 5, 2012Publication date: December 5, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ping-Yin Liu, Xin-Hua Huang, Lan-Lin Chao, Chia-Shiung Tsai
-
Publication number: 20130313700Abstract: A method (30) of forming a semiconductor package (20) entails applying (56) an adhesive (64) to a portion (66) of a bonding perimeter (50) of a base (22), with a section (68) of the perimeter (50) being without the adhesive (64). A lid (24) is placed on the base (22) so that a bonding perimeter (62) of the lid (24) abuts the bonding perimeter (50) of the base (22). The lid (24) includes a cavity (25) in which dies (38) mounted to the base (22) are located. A gap (70) is formed without the adhesive (64) at the section (68) between the base (22) and the lid (24). The structure vents from the gap (70) as air inside the cavity (25) expands during heat curing (72). Following heat curing (72), another adhesive (80) is dispensed in the section (68) to close the gap (70) and seal the cavity (25).Type: ApplicationFiled: May 23, 2012Publication date: November 28, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Stephen R. Hooper, Philip H. Bowles
-
Patent number: 8592291Abstract: A hexagonal boron nitride thin film is grown on a metal surface of a growth substrate and then annealed. The hexagonal boron nitride thin film is coated with a protective support layer and released from the metal surface. The boron nitride thin film together with the protective support layer can then be transferred to any of a variety of arbitrary substrates.Type: GrantFiled: April 7, 2011Date of Patent: November 26, 2013Assignee: Massachusetts Institute of TechnologyInventors: Yumeng Shi, Jing Kong, Christoph Hamsen, Lain-Jong Li
-
Patent number: 8575005Abstract: A method of manufacturing an electronic device on a plastic substrate includes: providing a carrier as a rigid support for the electronic device; providing a metallic layer on the carrier; forming the plastic substrate on the metallic layer, the metallic layer guaranteeing a temporary bonding of the plastic substrate to the carrier; forming the electronic device on the plastic substrate; and releasing the carrier from the plastic substrate. Releasing the carrier comprises immersing the electronic device bonded to the carrier in a oxygenated water solution that breaks the bonds between the plastic substrate and the metallic layer.Type: GrantFiled: July 26, 2012Date of Patent: November 5, 2013Assignee: STMicroelectronics S.r.l.Inventors: Corrado Accardi, Stella Loverso, Sebastiano Ravesi, Noemi Graziana Sparta
-
Publication number: 20130270711Abstract: An apparatus and method are provided for integrating TSVs into devices prior to device contacts processing. The apparatus includes a semiconducting layer; one or more CMOS devices mounted on a top surface of the semiconducting layer; one or more TSVs integrated into the semiconducting layer of the device wafer; at least one metal layer applied over the TSVs; and one or more bond pads mounted onto a top layer of the at least one metal layer, wherein the at least one metal layer is arranged to enable placement of the one or more bond pads at a specified location for bonding to a second device wafer. The method includes obtaining a wafer of semiconducting material, performing front end of line processing on the wafer; providing one or more TSVs in the wafer; performing middle of line processing on the wafer; and performing back end of line processing on the wafer.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Applicant: The Research Foundation Of State University Of New YorkInventors: Jeremiah HEBDING, Megha RAO, Colin McDONOUGH, Matthew SMALLEY, Douglas Duane COOLBAUGH, Joseph PICCIRILLO, JR., Stephen G. BENNETT, Michael LIEHR, Daniel PASCUAL
-
Publication number: 20130273691Abstract: A method is provided for bonding a die to a base technology wafer and includes: providing a device wafer having a front, back, at least one side, and at least one TSV, wherein the back contains a substrate material; providing a carrier wafer having a front, back, and at least one side; bonding the wafers using an adhesive; removing the substrate material and wet etching, from the device wafer's back side, to expose at least one metallization scheme feature; processing the device wafer's back side to create at least one backside redistribution layer; removing the device wafer from the carrier wafer; dicing the device wafer into individual die; providing a base technology wafer; coating the front of the base technology wafer with a sacrificial adhesive; placing the front of the individual die onto the front of the base technology wafer; and bonding the individual die to the base technology wafer.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Applicant: THE RESEARCH FOUNDATION OF STATE UNIVERSITY OF NEW YORKInventors: Daniel PASCUAL, Jeremiah HEBDING, Megha RAO, Colin McDONOUGH, Douglas Duane COOLBAUGH, Joseph PICCIRILLO, JR., Michael LIEHR
-
Patent number: 8546244Abstract: A method includes the steps of: (a) fixing a front surface of a wafer (semiconductor wafer) having the front surface, a plurality of chip regions formed on the front surface, a dicing region formed between the chip regions, and a rear surface opposite to the front surface to the supporting member; (b) in a state of having the wafer fixed to the supporting member, grinding the rear surface of the wafer to expose the rear surface; (c) in a state of having the wafer fixed to the supporting member, dividing the wafer into the chip regions; (d) etching side surfaces of the chip regions to remove crushed layers formed in the step (c) on the side surfaces and obtain a plurality of semiconductor chips. After the steps (e) and (d), the plurality of divided chip regions are peeled off from the supporting member to obtain a plurality of semiconductor chips.Type: GrantFiled: January 9, 2012Date of Patent: October 1, 2013Assignee: Renesas Electronics CorporationInventors: Yoshiyuki Abe, Chuichi Miyazaki, Toshihide Uematsu, Haruo Shimamoto
-
Patent number: 8546188Abstract: A first set of semiconductor substrates includes semiconductor chips having bonding pads arranged in a primary pattern. A second set of semiconductor substrates includes semiconductor chips having bonding pads arranged in a mirror-image pattern. A first semiconductor substrate from the first set is bonded to a second semiconductor substrate from the second set such that each bonding pads is bonded to a mirror-image bonding pad. Additional substrates are bonded sequentially such that the bonded structure includes an even number of semiconductor substrates of which one half have bonding pads of the primary pattern and are bonded to the side of the first semiconductor substrate, while the other half have bonding pads of the mirror-image pattern and are bonded to the side of the second semiconductor substrate. The mirror-image patterns of the bonding pads enable maximal cancellation of wafer bow.Type: GrantFiled: April 9, 2010Date of Patent: October 1, 2013Assignee: International Business Machines CorporationInventors: Fei Liu, Albert M. Young, Roy R. Yu
-
Publication number: 20130244377Abstract: The present invention provides a heat-resistant pressure-sensitive adhesive tape for the production of a semiconductor device, which includes a base material layer having a glass transition temperature exceeding 180° C., and a pressure-sensitive adhesive layer having an elastic modulus at 180° C. of 1.0×105 Pa or more, which is formed on one side or both sides of the base material layer. The heat-resistant pressure-sensitive adhesive tape of the present invention can be used for temporarily fixing a chip in a production method of a substrateless semiconductor package which does not use a metal frame (for example, a production method of WLP).Type: ApplicationFiled: March 13, 2012Publication date: September 19, 2013Applicant: NITTO DENKO CORPORATIONInventor: Yukio ARIMITSU
-
Publication number: 20130237032Abstract: A method is provided for preparing multilayer semiconductor structures, such as silicon-on-insulator wafers, having reduced warp and bow. Reduced warp multilayer semiconductor structures are prepared by forming a dielectric structure on the exterior surfaces of a bonded pair of a semiconductor device substrate and a semiconductor handle substrate having an intervening dielectric layer therein. Forming a dielectric layer on the exterior surfaces of the bonded pair offsets stresses that may occur within the bulk of the semiconductor handle substrate due to thermal mismatch between the semiconductor material and the intervening dielectric layer as the structure cools from process temperatures to room temperatures.Type: ApplicationFiled: March 6, 2012Publication date: September 12, 2013Applicant: MEMC ELECTRONIC MATERIALS, INC.Inventors: Guoqiang Zhang, Jeffrey L. Libbert
-
Patent number: 8530333Abstract: An object is to provide a semiconductor device which solves a problem that can occur when a substrate having an insulating surface is used. The semiconductor device includes a base substrate having an insulating surface; a conductive layer over the insulating surface; an insulating layer over the conductive layer; a semiconductor layer having a channel formation region, a first impurity region, a second impurity region, and a third impurity region provided between the channel formation region and the second impurity region over the insulating layer; a gate insulating layer configured to cover the semiconductor layer; a gate electrode over the gate insulating layer; a first electrode electrically connected to the first impurity region; and a second electrode electrically connected to the second impurity region. The conductive layer is held at a given potential.Type: GrantFiled: March 10, 2010Date of Patent: September 10, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Atsuo Isobe, Hiromichi Godo, Satoshi Shinohara
-
Patent number: 8530336Abstract: Defects in a semiconductor substrate are reduced. A semiconductor substrate with fewer defects is manufactured with high yield. Further, a semiconductor device is manufactured with high yield. A semiconductor layer is formed over a supporting substrate with an oxide insulating layer interposed therebetween, adhesiveness between the supporting substrate and the oxide insulating layer in an edge portion of the semiconductor layer is increased, an insulating layer over a surface of the semiconductor layer is removed, and the semiconductor layer is irradiated with laser light, so that a planarized semiconductor layer is obtained. For increasing the adhesiveness between the supporting substrate and the oxide insulating layer in the edge portion of the semiconductor layer, laser light irradiation is performed from the surface of the semiconductor layer.Type: GrantFiled: November 9, 2011Date of Patent: September 10, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kosei Nei, Akihisa Shimomura
-
Patent number: 8513090Abstract: An object is to provide a novel manufacturing method of a semiconductor substrate containing silicon carbide, and another object is to provide a semiconductor device using silicon carbide. A semiconductor substrate is manufactured through the steps of: adding ions to a silicon carbide substrate to form an embrittlement region in the silicon carbide substrate; bonding the silicon carbide substrate to a base substrate with insulating layers interposed therebetween; heating the silicon carbide substrate and separating the silicon carbide substrate at the embrittlement region to form a silicon carbide layer over the base substrate with the insulating layers interposed between therebetween; and performing heat treatment on the silicon carbide layer at a temperature of 1000° C. to 1300° C. to reduce defects of the silicon carbide layer. A semiconductor device is manufactured using the semiconductor substrate formed as described above.Type: GrantFiled: July 7, 2010Date of Patent: August 20, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8501537Abstract: Methods of bonding together semiconductor structures include annealing a first metal feature on a first semiconductor structure, bonding the first metal feature to a second metal feature of a second semiconductor structure to form a bonded metal structure that comprises the first metal feature and the second metal feature, and annealing the bonded metal structure. Annealing the first metal feature may comprise subjecting the first metal feature to a pre-bonding thermal budget, and annealing the bonded metal structure may comprise subjecting the bonded metal structure to a post-bonding thermal budget that is less than the pre-bonding thermal budget. Bonded semiconductor structures are fabricated using such methods.Type: GrantFiled: March 31, 2011Date of Patent: August 6, 2013Assignees: Soitec, Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Mariam Sadaka, Ionut Radu, Didier Landru, Lea Di Cioccio
-
Patent number: 8497185Abstract: A method of manufacturing a semiconductor wafer of the present invention includes the steps of: obtaining a composite base by forming a base surface flattening layer having a surface RMS roughness of not more than 1.0 nm on a base; obtaining a composite substrate by attaching a semiconductor crystal layer to a side of the composite base where the base surface flattening layer is located; growing at least one semiconductor layer on the semiconductor crystal layer of the composite substrate; and obtaining the semiconductor wafer including the semiconductor crystal layer and the semiconductor layer by removing the base surface flattening layer by wet etching and thereby separating the semiconductor crystal layer from the base.Type: GrantFiled: May 13, 2011Date of Patent: July 30, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Yuki Seki, Issei Satoh, Koji Uematsu, Yoshiyuki Yamamoto
-
Publication number: 20130181355Abstract: An embodiment is a method for forming a microelectromechanical system (MEMS) device. The method comprises forming a MEMS structure over a first substrate, wherein the MEMS structures comprises a movable element; forming a bonding structure over the first substrate; and forming a support structure over the first substrate, wherein the support structure protrudes from the bonding structure. The method further comprises bonding the MEMS structure to a second substrate; and forming a through substrate via (TSV) on a backside of the second substrate, wherein the overlying TSV is aligned with the bonding structure and the support structure.Type: ApplicationFiled: May 14, 2012Publication date: July 18, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi Heng Tsai, Kuei-Sung Chang, Hung-Chia Tsai
-
Publication number: 20130183810Abstract: According to one embodiment, a system for manufacturing a semiconductor device includes a spontaneous joining unit and a deformative joining unit. The spontaneous joining unit overlaps a first substrate and a second substrate and spontaneously joins mutual center portions of respective joint faces of the first substrate and the second substrate. The deformative joining unit deforms at least one peripheral portion of the respective joint faces of the first substrate and second substrate joined by the spontaneous joining unit toward the other peripheral portion and joins the mutual peripheral portions of the respective joint faces.Type: ApplicationFiled: May 24, 2012Publication date: July 18, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Satoshi HONGO, Kenji Takahashi, Kazumasa Tanida
-
Publication number: 20130168835Abstract: A semiconductor structure and a method of forming the same. In one embodiment, a method of forming a silicon-on-insulator (SOI) wafer substrate includes: providing a handle substrate; forming a high resistivity material layer over the handle substrate, the high resistivity material layer including one of an amorphous silicon carbide (SiC), a polycrystalline SiC, an amorphous diamond, or a polycrystalline diamond; forming an insulator layer over the high resistivity material layer; and bonding a donor wafer to a top surface of the insulator layer to form the SOI wafer substrate.Type: ApplicationFiled: January 3, 2012Publication date: July 4, 2013Applicant: International Business Machines CorporationInventors: Alan B. Botula, Mark D. Jaffe, Alvin J. Joseph
-
Patent number: 8476146Abstract: Provided is a method of fabricating a semiconductor device. The method includes forming a first layer on a first side of a first silicon wafer. The first silicon wafer has a second side opposite the first side. The first layer has a coefficient-of-thermal-expansion (CTE) that is lower than that of silicon. The method includes bonding the first wafer to a second silicon wafer in a manner so that the first layer is disposed in between the first and second silicon wafers. The method includes removing a portion of the first silicon wafer from the second side. The method includes forming a second layer over the second side of the first silicon wafer. The second layer has a CTE higher than that of silicon.Type: GrantFiled: December 3, 2010Date of Patent: July 2, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Ming Chen, Chung-Yi Yu, Chia-Shiung Tsai, Ho-Yung David Hwang
-
Patent number: 8470648Abstract: A semiconductor device including a plurality of field-effect transistors which are stacked with a planarization layer interposed therebetween over a substrate having an insulating surface, in which semiconductor layers in the plurality of field-effect transistors are separated from semiconductor substrates, and the semiconductor layers are bonded to an insulating layer formed over the substrate having an insulating surface or an insulating layer formed over the planarization layer.Type: GrantFiled: October 7, 2010Date of Patent: June 25, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideto Ohnuma, Tetsuya Kakehata
-
Publication number: 20130149817Abstract: A fabricating method of a semiconductor device may include forming a semiconductor die on a supporting wafer, and picking up the die from the wafer by attaching to the die a transfer unit, the transfer unit including a head unit configured to enable twisting movement, and performing the twisting movement. A fabricating method of a semiconductor device may include forming a first semiconductor device on a supporting wafer; and picking up the first semiconductor device from the wafer, moving the first semiconductor device onto a second semiconductor device, and bonding the first semiconductor device to the second semiconductor device while maintaining the first semiconductor device oriented so that a surface faces upwardly. A fabricating method of a semiconductor device may include forming a first semiconductor device on a supporting wafer, attaching to the first semiconductor device a transfer unit configured to enable twisting movement, and performing the twisting movement.Type: ApplicationFiled: July 26, 2012Publication date: June 13, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang-Seong JEON, Sang-Sick PARK, Sang-Wook PARK, Teak-Hoon LEE, Kwang-Chul CHOI
-
Patent number: 8445360Abstract: A method for manufacturing a semiconductor device makes it possible to efficiently polish with a polishing tape a peripheral portion of a silicon substrate under polishing conditions particularly suited for a deposited film and for silicon underlying the deposited film. The method includes pressing a first polishing tape against a peripheral portion of a device substrate having a deposited film on a silicon surface while rotating the device substrate at a first rotational speed, thereby removing the deposited film lying in the peripheral portion of the device substrate and exposing the underlying silicon. A second polishing tape is pressed against the exposed silicon lying in the peripheral portion of the device substrate while rotating the device substrate at a second rotational speed, thereby polishing the silicon to a predetermined depth.Type: GrantFiled: February 15, 2011Date of Patent: May 21, 2013Assignees: Ebara Corporation, Kabushiki Kaisha ToshibaInventors: Masayuki Nakanishi, Tetsuji Togawa, Kenya Ito, Masaya Seki, Kenji Iwade, Takeo Kubota
-
Patent number: 8440546Abstract: The invention provides methods and devices for fabricating printable semiconductor elements and assembling printable semiconductor elements onto substrate surfaces. Methods, devices and device components of the present invention are capable of generating a wide range of flexible electronic and optoelectronic devices and arrays of devices on substrates comprising polymeric materials. The present invention also provides stretchable semiconductor structures and stretchable electronic devices capable of good performance in stretched configurations.Type: GrantFiled: May 23, 2011Date of Patent: May 14, 2013Assignee: The Board of Trustees of the University of IllinoisInventors: Ralph G. Nuzzo, John A. Rogers, Etienne Menard, Keon Jae Lee, Dahl-Young Khang, Yugang Sun, Matthew Meitl, Zhengtao Zhu
-
Publication number: 20130115752Abstract: An apparatus includes a guide ring, and a bond head installed on the guide ring. The bond head is configured to move in loops along the guide ring.Type: ApplicationFiled: November 7, 2011Publication date: May 9, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien Ling Hwang, Ying-Jui Huang, Yi-Li Hsiao
-
Publication number: 20130115754Abstract: A micro machining method includes utilizing a polymer as an intermediate adhesion layer, and bonding a underlay with a substrate by pressure bonding, thinning the substrate and deep-etching it to form through holes, backfilling the through holes and deep-etching the substrate again to form a plating hole, plating metal in the plating hole to form a support between the underlay and the substrate, and dissolving the through holes, and etching the polymer through the through holes to release structures. Alternatively, after forming the substrate on the underlay, the method can include thinning the substrate and deep-etching it to form a plating hole, plating metal in the plating hole to form a support between the underlay and the substrate, deep-etching the substrate again to form through holes, and etching the polymer through the through holes to release structures.Type: ApplicationFiled: November 7, 2011Publication date: May 9, 2013Inventors: Jing Chen, Yiming Zhang
-
Publication number: 20130105949Abstract: In a laminated semiconductor substrate, a plurality of semiconductor substrates are laminated. Each of the semiconductor substrate has a plurality of scribe-groove parts formed along scribe lines. Further, each of the semiconductor substrate has a plurality of device regions having a semiconductor device formed therein and insulated from each other, and a plurality of wiring electrodes connected to the semiconductor devices respectively formed in the plurality of device regions and extending from the device regions into the inside of the scribe-groove parts. The plurality of wiring electrodes are arranged in a partial arrangement pattern in which the wiring electrodes are arranged along only a part of four boundary sides, corresponding to boundaries between each of the device regions and the scribe-groove parts. Further, the plurality of wiring electrodes extend into the scribe-groove part from only one of two device regions adjacent to each other with the scribe-groove part therebetween.Type: ApplicationFiled: November 1, 2011Publication date: May 2, 2013Applicants: SAE MAGNETICS (H.K.) LTD., HEADWAY TECHNOLOGIES, INC.Inventors: Yoshitaka SASAKI, Hiroyuki ITO, Shigeki TANEMURA, Kazuki SATO, Atsushi IIJIMA
-
Patent number: 8432021Abstract: An object is to provide a manufacturing method of an SOI substrate in which a plurality of single crystal semiconductor layers uniform in quality is bonded to a substrate having a larger area than a single crystal silicon substrate. At the time of a heat treatment, uniform heat distribution in single crystal semiconductor substrates is realized by using a tray which has depression portions each with a large depth and is not in contact with the single crystal semiconductor substrate bonded to a base substrate as a tray for supporting the base substrate and holding the single crystal semiconductor substrates. Further, by providing a supporting portion for the base substrate between the depression portions of the tray, a contact area between the tray and the base substrate is reduced.Type: GrantFiled: May 25, 2010Date of Patent: April 30, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tomoaki Moriwaka
-
Publication number: 20130093039Abstract: Aspects of the invention provide for preventing undercuts during wafer etch processing and enhancing back-gate to channel electrical coupling. In one embodiment, aspects of the invention include a semiconductor structure, including: a high-k buried oxide (BOX) layer atop a bulk silicon wafer, the high-k BOX layer including: at least one silicon nitride layer; and a high-k dielectric layer; and a silicon-on-insulator (SOI) layer positioned atop the high-k BOX layer.Type: ApplicationFiled: October 17, 2011Publication date: April 18, 2013Applicant: International Business Machines CorporationInventors: EFFENDI LEOBANDUNG, Dae-Gyu Park, Shom S. Ponoth, Zhibin Ren, Ghavam G. Shahidi, Leathen Shi