Consisting Of Layered Constructions Comprising Conductive Layers And Insulating Layers, E.g., Planar Contacts (epo) Patents (Class 257/E23.019)
-
Patent number: 7939918Abstract: This invention discloses a crystalline substrate based device including a crystalline substrate having formed thereon a microstructure; and at least one packaging layer which is sealed over the microstructure by means of an adhesive and defines therewith at least one gap between the crystalline substrate and the at least one packaging layer. A method of producing a crystalline substrate based device is also disclosed.Type: GrantFiled: October 26, 2006Date of Patent: May 10, 2011Assignee: Tessera Technologies Ireland LimitedInventor: Avner Pierre Badehi
-
Publication number: 20110101517Abstract: An integrated circuit is attached to a package substrate. The integrated circuit is electrically connected to the package substrate using a plurality of bond wires connected between a plurality of bond posts and a plurality of bond pads. A first plurality of the bond pads are along a first side of the integrated circuit and coupled to a first plurality of the bond posts with a first plurality of the bond wires. A second plurality of the bond pads are along a second side of the integrated circuit and coupled to a second plurality of the bond posts with a second plurality of the bond wires. Mold compound is injected through a plurality of openings in the package substrate. A first opening is between the first plurality of bond posts and the first side. A second opening is between the second plurality of bond posts and the second side.Type: ApplicationFiled: October 29, 2009Publication date: May 5, 2011Inventors: Kevin J. Hess, Chu-Chung Lee
-
Patent number: 7936070Abstract: A semiconductor device includes: a copper (Cu) wire having a first region and a second region in which densities of silicon (Si) and oxygen (O) atoms are higher than in the first region; a compound film that is selectively formed on the Cu wire and contains Cu and Si; and a dielectric film formed on a side surface side of the Cu wire.Type: GrantFiled: May 5, 2009Date of Patent: May 3, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yumi Hayashi, Noriaki Matsunaga, Takamasa Usui
-
Patent number: 7936071Abstract: A semiconductor device comprises a semiconductor substrate that is provided with an integrated circuit; a multi-layered member that is installed in the semiconductor substrate, including a plurality of conductive members and an insulation member; and an external terminal formed on a part of the surface of the multi-layered member. A pair of the conductive members contacts with the upper surface and the lower surface of the insulation member directly under the external terminal, includes a portion where the conductive members are overlapped each other, and are electrically coupled to each other.Type: GrantFiled: November 27, 2007Date of Patent: May 3, 2011Assignee: Seiko Epson CorporationInventors: Masaaki Abe, Kazuhiro Kijima
-
Publication number: 20110095430Abstract: A semiconductor device includes at least three or more wiring layers stacked in an interlayer insulating film on a semiconductor substrate, a seal ring provided at the outer periphery of a chip region of the semiconductor substrate and a chip strength reinforcement provided in part of the chip region near the seal ring. The chip strength reinforcement is made of a plurality of dummy wiring structures and each of the plurality of dummy wiring structures is formed to extend across and within two or more of the wiring layers including one or none of the bottommost wiring layer and the topmost wiring layer using a via portion.Type: ApplicationFiled: January 4, 2011Publication date: April 28, 2011Applicant: PANASONIC CORPORATIONInventors: Koji TAKEMURA, Hiroshige Hirano, Yutaka Itoh, Hikari Sano, Masao Takahashi, Koji Koike
-
Publication number: 20110089574Abstract: A semiconductor device having a multilayer interconnect structure allowing heat in an interconnect layer at an intermediate level to be effectively dissipated is provided. A lower-layer interconnect (13), an intermediate interconnect (23), an upper-layer interconnect (33), a first contact via (15) formed to electrically connect the lower-layer interconnect (13) to the intermediate interconnect (23), and a second contact via (25) formed to electrically connect the intermediate interconnect (23) to the upper-layer interconnect (33) are provided. When viewed from above, the first and second contact vias (15, 25) both have a rectangular shape with their long sides extending in the same direction, and overlap with each other.Type: ApplicationFiled: December 30, 2010Publication date: April 21, 2011Applicant: Panasonic CorporationInventor: Kazuo ITOH
-
Publication number: 20110089551Abstract: According to the present invention, a recess portion is formed in a package substrate which is formed of a multilayer organic substrate having a multilayer wiring, and an LSI chip is accommodated within the recess portion. Wiring traces are formed on the upper surface of a resin which seals the LSI chip connected to the multilayer wiring. The wiring traces are connected to terminal wiring traces connected to the multilayer wiring on the front face of the package substrate and to front-face bump electrodes for external connection on the upper surface of the resin. On the back face side of the package substrate, back-face bump electrodes for external connection are formed and connected to the multilayer wiring.Type: ApplicationFiled: December 27, 2010Publication date: April 21, 2011Inventors: Masamichi ISHIHARA, Fumihiko Ooka, Yoshihiko Ino
-
Patent number: 7915079Abstract: A layered chip package includes a main body, and wiring disposed on at least one side surface of the main body. The main body includes a plurality of layer portions stacked. In a method of manufacturing the layered chip package, a plurality of structures are initially formed. Each structure includes at least one main-body-forming portion that is to be the main body and that has a pre-wiring surface. Next, the plurality of structures are surrounded with a jig and thereby aligned so that their pre-wiring surfaces face upward. The jig has a top surface that is lower in level than the pre-wiring surfaces. Next, a resin layer covering the jig and the structures is formed using a resin film. Next, the resin layer is polished until the pre-wiring surfaces are exposed. Next, the wiring is formed on the pre-wiring surfaces simultaneously. Next, the main-body-forming portions are separated from each other.Type: GrantFiled: February 4, 2010Date of Patent: March 29, 2011Assignees: Headway Technologies, Inc., SAE Magnetics (H.K.) Ltd.Inventors: Yoshitaka Sasaki, Hiroyuki Ito, Atsushi Iijima
-
Publication number: 20110068461Abstract: An embedded die package includes a carrier with an electrical device in the cavity of the carrier, a first dielectric layer covering the sides and top of the electrical device except for vias over selected bonding pads of the electrical device, a plurality of metal conductors, each of which is in contact with at least one of the vias, one or more additional dielectric layers lying over the metal conductors and the first dielectric layer, wherein a top layer of the one or more dielectric layers has openings with metalization underneath coupled to at least one of the metal conductors, and solder bumps protruding from each of the openings.Type: ApplicationFiled: November 29, 2010Publication date: March 24, 2011Applicant: Fairchild Semiconductor CorporationInventor: Luke England
-
Patent number: 7906840Abstract: A semiconductor integrated circuit package, a printed circuit board, a semiconductor apparatus, and a power supply wiring structure that allow attainment of stable power source and ground wiring without causing resonance even in a high-frequency bandwidth are provided. In an interior portion of the package, a power source wiring and a ground wiring constitute a pair wiring structure in which the power source wiring and the ground wiring are juxtaposed at a predetermined interval so as to establish electromagnetic coupling therebetween. A plurality of pair wiring structures are combined in such a manner that, when viewed in a section perpendicular to a wiring extending direction, the pair wiring assembly assumes a staggered (checkered) configuration. It is preferable that, each of the silicon chip and the printed circuit board, like the package, has pair wiring structures disposed inside.Type: GrantFiled: September 4, 2008Date of Patent: March 15, 2011Assignees: Kyocera Corporation, Oki Electric Industry Co., Ltd., Kabushiki Kaisha Toshiba, Fuji Xerox Co., Ltd., Fujitsu Microelectronics Limited, Renesas Technology Corp., Ibiden Co., Ltd., Kanji Otsuka, Yutaka AkiyamaInventors: Kanji Otsuka, Yutaka Akiyama
-
Publication number: 20110057312Abstract: The invention relates to a contact structure (24) and to a method for producing a contact structure for semiconductor substrates (21) or the like, in particular for terminal faces of semiconductor substrates, comprising a base contact part (22) arranged on a terminal face (20) of the semiconductor substrate and at least one connecting contact part (23) arranged on the base contact part, wherein the connecting contact part is formed from a connecting contact material (34) which has a lower melting point than a base contact material of the base contact part.Type: ApplicationFiled: May 10, 2009Publication date: March 10, 2011Inventors: Elke Zakel, Thorsten Teutsch
-
Patent number: 7893534Abstract: A thermally insulating bonding pad for solder reflow is described. The bonding pad includes a structure. The structure forms the bonding pad. The bonding pad further includes an insulator formed on the structure. The insulator is configured to be interposed between the structure and a substrate of a component onto which said bonding pad is to be disposed. The bonding pad provides thermal insulation for said substrate when said bonding pad is subject to a solder reflow process being performed thereon.Type: GrantFiled: August 10, 2007Date of Patent: February 22, 2011Assignee: Hitachi Global Storage Technologies, Netherlands, B.V.Inventors: Toshiki Hirano, Haruhide Takahashi, Tatsumi Tsuchiya
-
Patent number: 7892963Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an integrated circuit substrate having a non-active side and an active side; forming a recess in the integrated circuit substrate from the non-active side exposing a first contact and a second contact with the first contact and the second contact along the active side; forming a first via, having a first via extension extended beyond the non-active side and an opening at the non-active side, within the recess; forming a barrier liner within the opening with the barrier liner exposed beyond the non-active side; and forming a second via over the barrier liner and within the opening of the first via with the second via exposed beyond the non-active side.Type: GrantFiled: April 24, 2009Date of Patent: February 22, 2011Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Alfred Yeo, Kai Chong Chan
-
Patent number: 7888788Abstract: Mutual inductance from an external output signal system to an external input signal system, in which parallel input/output operation is enabled, is reduced. A semiconductor integrated circuit has a plurality of external connection terminals facing a package substrate, and has an external input terminal and an external output terminal, in which parallel input/output operation is enabled, as part of the external connection terminals. The package substrate has a plurality of wiring layers for electrically connecting between the external connection terminals and module terminals corresponding to each other. A first wiring layer facing the semiconductor integrated circuit has a major wiring for connecting between the external input terminal and a module terminal corresponding to each other, and a second wiring layer in which the module terminals are formed has a major wiring for connecting between an external output terminal and a module terminal corresponding to each other.Type: GrantFiled: August 20, 2010Date of Patent: February 15, 2011Assignee: Renesas Electronics CorporationInventors: Yasuhiro Yoshikawa, Motoo Suwa, Hiroshi Toyoshima
-
Patent number: 7888798Abstract: In a semiconductor device and a method of forming the same, the semiconductor device comprises: a first insulating layer on an underlying contact region of the semiconductor device, the first insulating layer having an upper surface; a first conductive pattern in a first opening through the first insulating layer, an upper portion of the first conductive pattern being of a first width, an upper surface of the first conductive pattern being recessed relative to the upper surface of the first insulating layer so that the upper surface of the first conductive pattern has a height relative to the underlying contact region that is less than a height of the upper surface of the first insulating layer relative to the underlying contact region; and a second conductive pattern contacting the upper surface of the first conductive pattern, a lower portion of the second conductive pattern being of a second width that is less than the first width.Type: GrantFiled: April 2, 2008Date of Patent: February 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jongwon Hong, GeumJung Seong, Jongmyeong Lee, Hyunbae Lee, Bonghyun Choi
-
Patent number: 7888782Abstract: An apparatus and a method configured to lower thermal stress is disclosed. One embodiment provides a semiconductor chip, a lead frame and a layer structure. The layer structure includes at least a diffusion solder layer and a buffer layer. The layer structure is arranged between the semiconductor chip and the lead frame. The buffer layer includes a material, which is soft in comparison to a material of the diffusion solder layer, and includes a layer thickness such that thermal stresses in the semiconductor chip remain below a predetermined value during temperature fluctuations within a temperature range.Type: GrantFiled: October 26, 2007Date of Patent: February 15, 2011Assignee: Infineon Technologies AGInventors: Peter Nelle, Matthias Stecher
-
Publication number: 20110031625Abstract: An integrated circuit includes a substrate. A surface region of the substrate includes a contact pad region. A passivation layer stack includes at least one passivation layer. The passivation layer stack is formed over the surface region and adjacent to the contact pad region. An upper portion of the passivation layer stack is removed in, in a portion of the passivation layer stack proximate the contact pad region.Type: ApplicationFiled: October 19, 2010Publication date: February 10, 2011Inventors: Markus Hammer, Guenther Ruhl, Andreas Strasser, Michael Melzl, Reinhard Goellner, Doerthe Groteloh
-
Patent number: 7884476Abstract: Embodiments relate to a semiconductor device. In embodiments, the semiconductor device may include a semiconductor substrate having a first metal line; a pre-metal dielectric (PMD) layer over the first metal line on the semiconductor substrate; a first metal layer formed in a first contact hole in the PMD layer; a second metal layer formed in a second contact hole in the PMD layer; and a second metal line electrically connected to the first and second metal layers, respectively, over the PMD layer, wherein the first and second metal layers are located at prescribed positions and configured to be electrically connected to the first metal line.Type: GrantFiled: February 2, 2009Date of Patent: February 8, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Keun Soo Park
-
Publication number: 20110024864Abstract: A semiconductor device includes a through electrode penetrating a semiconductor substrate, a conductor pad formed on the through electrode and made of a conductor electrically connected to the through electrode, and an interconnection layer formed on a surface of the semiconductor substrate and electrically connected to the conductor pad.Type: ApplicationFiled: August 10, 2010Publication date: February 3, 2011Applicant: PANASONIC CORPORATIONInventors: Noboru KOKUSENYA, Toshihiro KURIYAMA
-
Patent number: 7880280Abstract: An electronic component has at least two semiconductor devices, a contact clip and a leadframe with a device carrier portion and a plurality of leads. The contact clip extends between the first side of at least two semiconductor devices and at least one lead of the leadframe to electrically connect a load electrode of the at least two semiconductor devices to at least one lead.Type: GrantFiled: February 16, 2007Date of Patent: February 1, 2011Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 7867888Abstract: The present invention provides a flip-chip package substrate and a method for fabricating a flip-chip package substrate comprising a circuit build-up structure, which comprises at least a dielectric layer and at least a circuit layer, wherein each dielectric layer comprises a first surface and a second surface, plural vias are formed in the first surface, the circuit layer is formed on the first surface and in the vias to electrically connect to another circuit layer disposed under the dielectric layer; a metal layer embedded in the exposed second surface of the circuit build-up structure without protruding the exposed second surface and connected to the circuit layer; and two solder masks disposed on the exposed first surface and the exposed second surface of the circuit build-up structure, wherein the solder masks have plural openings to separately expose part of the circuit layer and the metal layer functioning as conductive pads.Type: GrantFiled: June 6, 2007Date of Patent: January 11, 2011Assignee: Unimicron Technology Corp.Inventor: Hsien-Shou Wang
-
Patent number: 7867924Abstract: A method of fabricating a semiconductor device includes forming a lower device on a lower semiconductor substrate, and forming an interlayer insulating film on the lower device. An upper semiconductor substrate is formed on the interlayer insulating film such that the interlayer insulating film is between the lower and upper semiconductor substrates. Upper trenches are formed within the upper semiconductor substrate. An upper device isolating film is formed within the upper trenches. The upper device isolating film is irradiated with ultraviolet light having a wavelength configured to break chemical bonds of impurities in the upper device isolating film to reduce an impurity concentration thereof.Type: GrantFiled: February 27, 2008Date of Patent: January 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-wan Choi, Eun-kyung Baek, Sang-hoon Ahn, Hong-gun Kim, Dong-chul Suh, Yong-soon Choi
-
Patent number: 7863750Abstract: In this manufacturing method of a semiconductor device, after a sealing film is applied over an entire surface of a semiconductor wafer and hardened, a second groove for forming a side-section protective film is formed in the sealing film and on the top surface side of the semiconductor wafer. In other words, the sealing film is formed in a state where a groove that causes strength reduction has not been formed on the top surface side of the semiconductor wafer. Since the second groove is formed on the top surface side of the semiconductor wafer after the sealing film is formed, the semiconductor wafer is less likely to warp when the sealing film, made of liquid resin, is hardened.Type: GrantFiled: July 22, 2009Date of Patent: January 4, 2011Assignee: Casio Computer Co., Ltd.Inventors: Junji Shiota, Taisuke Koroku, Nobumitsu Fujii, Osamu Kuwabara, Osamu Okada
-
Patent number: 7863719Abstract: A semiconductor device of the invention includes a semiconductor substrate having a first insulating section formed on one surface thereof. A first conductive section is disposed on the one surface of the semiconductor substrate. A second insulating section is superimposed over the first insulating section and covers the first conductive section. A second conductive section is superimposed over the second insulating section. A third insulating section is disposed over the second insulating section and covers the second conductive section. These first conductive section, second insulating section, second conductive section, third insulating section, and terminal altogether constitute a structure. A third opening is formed between adjacent structures. The third opening is formed passing through the third and second insulating sections to expose the first insulating section.Type: GrantFiled: August 2, 2010Date of Patent: January 4, 2011Assignee: Fujikura Ltd.Inventor: Koji Munakata
-
Patent number: 7859122Abstract: A structure and a method for forming the same. The structure includes a first dielectric layer, an electrically conductive bond pad on the first dielectric layer, and a second dielectric layer on top of the first dielectric layer and the electrically conductive bond pad. The electrically conductive bond pad is sandwiched between the first and second dielectric layers. The second dielectric layer includes N separate final via openings such that a top surface of the electrically conductive bond pad is exposed to a surrounding ambient through each final via opening of the N separate final via openings. N is a positive integer greater than 1.Type: GrantFiled: April 14, 2008Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Timothy Harrison Daubenspeck, Jeffrey Peter Gambino, Christopher David Muzzy, David L. Questad, Wolfgang Sauter
-
Publication number: 20100314736Abstract: A method of manufacture an integrated circuit packaging system includes: providing a base substrate; mounting a first base integrated circuit over the base substrate; mounting a second base integrated circuit over the first base integrated circuit; attaching a stacking interconnect to the base substrate and adjacent to the first base integrated circuit; and forming a base encapsulation, having a recess portion from a corner of the base encapsulation and a step portion adjacent to the recess portion, with the step portion over the second base integrated circuit and the recess portion exposing the stacking interconnect.Type: ApplicationFiled: June 11, 2009Publication date: December 16, 2010Inventors: Chan Hoon Ko, Soo-San Park, HeeJo Chi
-
Patent number: 7847375Abstract: This application relates to a semiconductor device, the semiconductor device comprising a metal carrier, an insulating foil partially covering the metal carrier, a first chip attached to the metal carrier over the insulating foil, and a second chip attached to the metal carrier over a region not covered by the insulating foil.Type: GrantFiled: August 5, 2008Date of Patent: December 7, 2010Assignee: Infineon Technologies AGInventors: Joachim Mahler, Ralf Wombacher, Ralf Otremba
-
Patent number: 7843062Abstract: An interconnect and method of making the interconnect. The method includes forming a dielectric layer on a substrate, the dielectric layer having a top surface and a bottom surface; forming a first wire and a second wire in the dielectric layer, the first wire separated from the second wire by a region of the dielectric layer; and forming metallic nanoparticles in or on the top surface of the dielectric layer between the first and second wires, the metallic nanoparticles capable of electrically connecting the first wire and the second wire only while the nanoparticles are heated to a temperature greater than room temperature and a voltage is applied between the first and second wires.Type: GrantFiled: February 2, 2010Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Fen Chen, Cathryn Jeanne Christiansen, Michael Anthony Shinosky, Timothy Dooling Sullivan
-
Patent number: 7843069Abstract: A wire bond pad and method of fabricating the wire bond pad. The method including: providing a substrate; forming an electrically conductive layer on a top surface of the substrate; patterning the conductive layer into a plurality of wire bond pads spaced apart; and forming a protective dielectric layer on the top surface of the substrate in spaces between adjacent wire bond pads, top surfaces of the dielectric layer in the spaces coplanar with coplanar top surfaces of the wire bond pads.Type: GrantFiled: September 4, 2007Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter
-
Publication number: 20100295170Abstract: A semiconductor device includes a multilayer wiring substrate and a double-sided multi-electrode chip. The double-sided multi-electrode chip includes a semiconductor chip and has multiple electrodes on both sides of the semiconductor chip. The double-sided multi-electrode chip is embedded in the multilayer wiring substrate in such a manner that the double-sided multi-electrode chip is not exposed outside the multilayer wiring substrate. The electrodes of the double-sided multi-electrode chip are connected to wiring layers of the multilayer wiring substrate.Type: ApplicationFiled: May 24, 2010Publication date: November 25, 2010Applicant: DENSO CORPORATIONInventors: Atsushi KOMURA, Yasuhiro Kitamura, Nozomu Akagi, Yasutomi Asai
-
Publication number: 20100295187Abstract: A semiconductor device which can prevent a deterioration in the electrical properties by preventing sputters generated by laser welding from adhering to a circuit pattern or a semiconductor chip and a method for fabricating such a semiconductor device are provided. A connection conductor is bonded to a copper foil formed over a ceramic by a solder and resin is injected to a level lower than a top of the connection conductor. Laser welding is then performed. After that, resin is injected. This prevents sputters generated by the laser welding from adhering to a circuit pattern or a semiconductor chip. As a result, a deterioration in the electrical properties can be prevented.Type: ApplicationFiled: June 16, 2010Publication date: November 25, 2010Applicants: Aisin AW Co., Ltd., Fuji Electric Systems Co., Ltd.Inventors: Junji Tsuruoka, Kazuo Aoki, Masaki Ono, Katsuhiko Yoshihara
-
Publication number: 20100289149Abstract: A semiconductor component has a substrate and a projecting electrode on the substrate. The projecting electrode is configured suitably for electrically and mechanically connecting the semiconductor component to an external substrate. Furthermore, the projecting electrode is formed by a one-dimensional or two-dimensional array of projecting sub-electrodes, which are separated from each other by an electrically insulating fluid beginning from a substrate surface. The semiconductor component has an improved projecting-electrode. It provides the projecting electrode with a sub-structure, which achieves sufficient flexibility without introducing much constructive complexity and processing complexity during fabrication.Type: ApplicationFiled: August 13, 2007Publication date: November 18, 2010Applicant: NXP, B.V.Inventor: Joerg Jasper
-
Publication number: 20100264523Abstract: A panel has a baseplate with an upper first metallic layer and a multiplicity of a vertical semiconductor components. The vertical semiconductor components in each case have a first side with a first load electrode and a control electrode and an opposite second side with a second load electrode. The second side of the semiconductor components is in each case mounted on the metallic layer of the baseplate. The semiconductor components are arranged in such a way that edge sides of adjacent semiconductor components are separated from one another. A second metallic layer is arranged in separating regions between the semiconductor components.Type: ApplicationFiled: July 1, 2010Publication date: October 21, 2010Applicant: INFINEON TECHNOLOGIES AGInventors: Adolf Koller, Horst Theuss, Ralf Otremba, Josef Hoeglauer, Helmut Strack, Reinhard Ploss
-
Patent number: 7808083Abstract: Disclosed is a semiconductor device having a wafer level package structure which is characterized by containing a resin layer composed of a resin composition which is curable at 250° C. or less. Such a semiconductor device having a wafer level package structure is excellent in low stress properties, solvent resistance, low water absorbency, electrical insulation properties, adhesiveness and the like.Type: GrantFiled: September 29, 2005Date of Patent: October 5, 2010Assignee: Sumitomo Bakelite Company, Ltd.Inventors: Junya Kusunoki, Takashi Hirano
-
Publication number: 20100244269Abstract: Provided are a semiconductor device and a method of forming a semiconductor device in which a plurality of patterns are simultaneously formed to have different widths and the pattern densities of some regions are increased using a double patterning.Type: ApplicationFiled: November 13, 2009Publication date: September 30, 2010Applicant: Samsung Electronics Co., Ltd.Inventor: Dong-hyun Kim
-
Publication number: 20100237505Abstract: Embodiments of the invention provide a first component with a compliant interconnect bonded to a second component with a land pad by a metal to metal bond. In some embodiments, the first component may be a microprocessor die and the second component a package substrate.Type: ApplicationFiled: May 28, 2010Publication date: September 23, 2010Inventors: Sriram Muthukumar, Shriram Ramanathan
-
Patent number: 7800214Abstract: Mutual inductance from an external output signal system to an external input signal system, in which parallel input/output operation is enabled, is reduced. A semiconductor integrated circuit has a plurality of external connection terminals facing a package substrate, and has an external input terminal and an external output terminal, in which parallel input/output operation is enabled, as part of the external connection terminals. The package substrate has a plurality of wiring layers for electrically connecting between the external connection terminals and module terminals corresponding to each other. A first wiring layer facing the semiconductor integrated circuit has a major wiring for connecting between the external input terminal and a module terminal corresponding to each other, and a second wiring layer in which the module terminals are formed has a major wiring for connecting between an external output terminal and a module terminal corresponding to each other.Type: GrantFiled: November 27, 2006Date of Patent: September 21, 2010Assignee: Renensas Electronics CorporationInventors: Yasuhiro Yoshikawa, Motoo Suwa, Hiroshi Toyoshima
-
Publication number: 20100230808Abstract: The present invention relates to a semiconductor component that has a substrate and a projecting electrode. The projecting electrode has a substrate face, which faces the substrate and which comprises a first substrate-face section separated from the substrate by a gap. The gap allows a stress-compensating deformation of the projecting electrode relative to the substrate. The substrate face of the projecting electrode further comprises a second substrate-face section, which is in fixed mechanical and electrical connection with the substrate. Due to a smaller footprint of mechanical connection between the projecting electrode and the substrate, the projecting electrode can comply in three dimensions to mechanical stress exerted, without passing the same amount of stress on to the substrate, or to an external substrate in an assembly. This results in an improved lifetime of an assembly, in which the semiconductor component is connected to an external substrate by the projecting electrode.Type: ApplicationFiled: August 13, 2007Publication date: September 16, 2010Applicant: NXP, B.V.Inventor: Jasper Joerg
-
Patent number: 7795130Abstract: A method of forming a semiconductor structure is provided. One method comprises forming a device region between a substrate and a bond pad. Patterning a conductor between the bond pad and the device region with gaps. Filling the gaps with insulation material that is harder than the conductor to form pillars of relatively hard material that extend through the conductor and forming an insulation layer of the insulation material between the conductor and the bond pad.Type: GrantFiled: April 19, 2007Date of Patent: September 14, 2010Assignee: Intersil Americas Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Patent number: 7791202Abstract: A method for manufacturing a semiconductor device includes heating a substrate having an insulation film thereon to a first substrate temperature so that oxidizing species are emitted from the insulating film, the insulating film having a recessed portion formed in a surface thereof, forming a metal film on the insulating film at a second substrate temperature lower than the first substrate temperature, and oxidizing at least part of the metal film with oxidizing species remaining in the insulating film.Type: GrantFiled: January 24, 2008Date of Patent: September 7, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsuko Sakata, Junichi Wada, Seiichi Omoto, Masaaki Hatano, Soichi Yamashita, Kazuyuki Higashi, Naofumi Nakamura, Masaki Yamada, Kazuya Kinoshita, Tomio Katata, Masahiko Hasunuma
-
Patent number: 7791200Abstract: At temperatures near, and above, 385° C., gold can diffuse into silicon and into some contact materials. Gold, however, is an excellent material because it is corrosion resistant, electrically conductive, and highly reliable. Using an adhesion layer and removing gold from the contact area above and around a contact allows a Micro-Electro-Mechanical Systems device or semiconductor to be subjected to temperatures above 385° C. without risking gold diffusion. Removing the risk of gold diffusion allows further elevated temperature processing. Bonding a device substrate to a carrier substrate can be an elevated temperature process.Type: GrantFiled: March 26, 2008Date of Patent: September 7, 2010Assignee: Honeywell International Inc.Inventor: Richard A. Davis
-
Patent number: 7786579Abstract: A microelectronic package having integrated circuits is provided. The microelectronic package includes multiple dielectric laminate layers, copper circuitry between the dielectric laminate layers where the copper circuitry includes circuit traces, and ball grid arrays/land grid arrays operatively connected to the copper circuitry such that conduction occurs. Further, proximate to the connection of the copper circuitry and the ball grid arrays/land grid arrays, a protective copper tongue is below an extension of the circuit traces, such that the protective copper tongue prevents the circuit traces from being affected by cracking propagated in the dielectric laminate layers or the ball grid arrays/land grid arrays.Type: GrantFiled: May 23, 2007Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Jean Audet, Anson J. Call, Steven P. Ostrander, Douglas O. Powell, Roger D. Weekly
-
Patent number: 7781338Abstract: The present invention provides a method for forming a semiconductor device, which comprises the steps of preparing a semiconductor wafer including an electrode pad, an insulating film formed with a through hole and a bedding metal layer which are formed in a semiconductor substrate, forming a first resist mask which exposes each area for forming a redistribution wiring, over the bedding metal layer, forming a redistribution wiring connected to the electrode pad and extending in an electrode forming area for a post electrode with the first resist mask as a mask, removing the first resist mask by a dissolving solution to expose each area excluding the electrode forming area for the redistribution wiring and forming a second resist mask disposed with being separated from each side surface of the redistribution wiring, forming a redistribution wiring protective metal film over upper and side surfaces of the exposed redistribution wiring with the second resist mask as a mask, removing the second resist mask by a dType: GrantFiled: March 3, 2008Date of Patent: August 24, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Kiyonori Watanabe
-
Publication number: 20100207241Abstract: A semiconductor device and associated methods, the semiconductor device including a semiconductor layer including a first region and a second region, a first contact plug disposed on the semiconductor layer and electrically connected to the first region, a second contact plug disposed on the semiconductor layer and electrically connected to the second region, a conductive layer electrically connected to the first contact plug, the conductive layer having a side surface and a bottom surface, and an insulating layer disposed between the conductive layer and the second contact plug so as to insulate the conductive layer from the second contact plug, the insulating layer facing the side surface and a portion of the bottom surface of the conductive layer.Type: ApplicationFiled: October 28, 2009Publication date: August 19, 2010Inventors: Jae-man Yoon, Gyo-young Jin, Hyeong-sun Hong, Makoto Yoshida, Bong-soo Kim
-
Patent number: 7777328Abstract: A substrate includes a inorganic material base board has a recess and at least one penetration hole provided around the recess, and a semiconductor device accommodated in the recess and including at least one electrode pad provided on a surface of the semiconductor device. A resin filling is provided in the at least one penetration hole and has at least one through-hole for electrically connecting a top surface and a back surface of the resin filling. An insulating layer covers the surfaces of the semiconductor device, the resin filling and the inorganic material base board and has a first opening corresponding to the at least one through-hole and a second opening corresponding to the at least one electrode pad. A conductive wiring is formed on a surface of the insulating layer for electrically connecting the at least one through-hole and the at least one electrode pad.Type: GrantFiled: July 25, 2008Date of Patent: August 17, 2010Assignee: Ibiden Co., Ltd.Inventor: Ryo Enomoto
-
Publication number: 20100201000Abstract: According to certain embodiments, integrated circuits are fabricated using brittle low-k dielectric material to reduce undesired capacitances between conductive structures. To avoid permanent damage to such dielectric material, bond pads are fabricated with support structures that shield the dielectric material from destructive forces during wire bonding. In one implementation, the support structure includes a passivation structure between the bond pad and the topmost metallization layer. In another implementation, the support structure includes metal features between the topmost metallization layer and the next-topmost metallization layer. In both cases, the region of the next-topmost metallization layer under the bond pad can have multiple metal lines corresponding to different signal routing paths.Type: ApplicationFiled: October 31, 2007Publication date: August 12, 2010Applicant: AGERE SYSTEMS INC.Inventors: Joze F. Antol, John W. Osenbach, Kurt G. Steiner
-
Publication number: 20100200994Abstract: A semiconductor device comprises insulating layer including damascene patterns and formed over a semiconductor substrate, conductive line formed higher than the insulating layer within the respective damascene patterns, and interference-prevention grooves formed within the damascene patterns between sidewalls of the conductive line and the insulating layer.Type: ApplicationFiled: December 30, 2009Publication date: August 12, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Tae Kyung Kim
-
Publication number: 20100193970Abstract: A microelectronic package includes a microelectronic element having faces and contacts, a flexible substrate overlying and spaced from a first face of the microelectronic element, and a plurality of conductive terminals exposed at a surface of the flexible substrate. The conductive terminals are electrically interconnected with the microelectronic element and the flexible substrate includes a gap extending at least partially around at least one of the conductive terminals. In certain embodiments, the package includes a support layer, such as a compliant layer, disposed between the first face of the microelectronic element and the flexible substrate. In other embodiments, the support layer includes at least one opening that is at least partially aligned with one of the conductive terminals.Type: ApplicationFiled: April 13, 2010Publication date: August 5, 2010Applicant: TESSERA, INC.Inventors: Philip Damberg, Belgacem Haba, David B. Tuckerman, Teck-Gyu Kang
-
Publication number: 20100187693Abstract: Provided are methods and apparatuses for depositing barrier layers for blocking diffusion of conductive materials from conductive lines into dielectric materials in integrated circuits. The barrier layer may contain copper. In some embodiments, the layers have conductivity sufficient for direct electroplating of conductive materials without needing intermediate seed layers. Such barrier layers may be used with circuits lines that are less than 65 nm wide and, in certain embodiments, less than 40 nm wide. The barrier layer may be passivated to form easily removable layers including sulfides, selenides, and/or tellurides of the materials in the layer.Type: ApplicationFiled: January 26, 2009Publication date: July 29, 2010Inventors: Thomas W. Mountsier, Roey Shaviv, Steven T. Mayer, Ronald A. Powell
-
Patent number: 7755195Abstract: A semiconductor apparatus includes a device, two metal-wiring layers, and an insulation film. The device includes first and second electrodes. The two metal-wiring layers include uppermost and next-uppermost metal-wiring layers. The insulation film is formed on the uppermost metal-wiring layer and includes first and second pad openings. The uppermost metal-wiring layer has a first portion exposed to air through the first pad opening and forming a first electrode pad, and the uppermost metal-wiring layer has a second portion exposed to air through the second pad opening and forming a second electrode pad. The first and second electrode pads are located over the device and are electrically connected to the first and second electrodes, respectively. The next-uppermost metal-wiring layer has a first portion located under the first electrode pad and electrically connected thereto, and a second portion located under the second electrode pad and electrically connected thereto.Type: GrantFiled: September 8, 2006Date of Patent: July 13, 2010Assignee: Ricoh Company, Ltd.Inventor: Naohiro Ueda