For Devices Adapted For Rectifying, Amplifying, Oscillating, Or Switching, Capacitors, Or Resistors With At Least One Potential-jump Barrier Or Surface Barrier (epo) Patents (Class 257/E23.044)
-
Patent number: 11955347Abstract: One or more electronic devices that are mounted on a substrate, including at least one cooling plate in contact with the one or more electronic devices, are encapsulated. The substrate is clamped between a first mold half and a second mold half which define a molding cavity for molding the one or more electronic devices. A cavity insert movably located in the first mold half is projected into the cavity in order to contact and apply a sealing pressure onto the at least one cooling plate. After introducing a molding compound into the cavity at a first fill pressure, the molding compound in the cavity is packed by applying a second fill pressure which is higher than the first fill pressure. During this time, the sealing pressure is maintained at values that are higher than the first fill pressure and the second fill pressure.Type: GrantFiled: December 2, 2021Date of Patent: April 9, 2024Assignee: ASMPT SINGAPORE PTE. LTD.Inventors: Teng Hock Kuah, Yi Lin, Ravindra Raghavendra, Kar Weng Yan, Angelito Barrozo Perez
-
Patent number: 11935844Abstract: A semiconductor package and a method for forming a semiconductor package are disclosed. The semiconductor package includes a metallic pad and leads, a semiconductor die including a semiconductor substrate attached to the metallic pad, and a conductor including a sacrificial fuse element above the semiconductor substrate, the sacrificial fuse element being electrically coupled between one of the leads and at least one terminal of the semiconductor die, a shock-absorbing material over a profile of the sacrificial fuse element, and mold compound covering the semiconductor die, the conductor, and the shock-absorbing material, and partially covering the metallic pad and leads, with the metallic pad and the leads exposed on an outer surface of the semiconductor package. Either a glass transition temperature of the shock-absorbing material or a melting point of the shock-absorbing material is lower than a melting point of the conductor.Type: GrantFiled: December 31, 2020Date of Patent: March 19, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Enis Tuncer
-
Patent number: 11908771Abstract: A molded semiconductor package includes: a semiconductor die; a substrate attached to a first side of the semiconductor die; a plurality of leads electrically connected to a pad at a second side of the semiconductor die opposite the first side; a heat sink clip thermally coupled to the pad; and a molding compound encapsulating the semiconductor die, part of the leads, part of the heat sink clip, and at least part of the substrate. The molding compound has a first main side, a second main side opposite the first main side and at which the substrate is disposed, and an edge extending between the first main side and the second main side. The leads protrude from opposing first and second faces of the edge of the molding compound. The heat sink clip protrudes from opposing third and fourth faces of the edge of the molding compound.Type: GrantFiled: November 12, 2021Date of Patent: February 20, 2024Assignee: Infineon Technologies AGInventors: Jayaganasan Narayanasamy, Angel Enverga, Chii Shang Hong, Chee Ming Lam, Sanjay Kumar Murugan, Subaramaniym Senivasan
-
Patent number: 11908830Abstract: A method for fabricating a semiconductor device includes providing a semiconductor die, arranging an electrical connector over the semiconductor die, the electrical connector including a conductive core, an absorbing feature arranged on a first side of the conductive core, and a solder layer arranged on a second side of the conductive core, opposite the first side and facing the semiconductor die, and soldering the electrical connector onto the semiconductor die by heating the solder layer with a laser, wherein the laser irradiates the absorbing feature and absorbed energy is transferred from the absorbing feature through the conductive core to the solder layer.Type: GrantFiled: July 30, 2021Date of Patent: February 20, 2024Assignee: Infineon Technologies AGInventors: Richard Knipper, Alexander Heinrich, Thorsten Scharf, Stefan Schwab
-
Patent number: 11887905Abstract: The semiconductor device includes a semiconductor element having first and second main electrodes, first and second substrates connected to the first and second main electrodes, respectively, first and second main terminals connected to the first and second main electrodes via the first and second substrates, respectively, and a bonding member. The bonding member is interposed between the first and second main electrodes and between the first and second substrates, respectively. At least one of the first and second main terminals includes a plurality of terminals. The first and second main terminals are alternately arranged in one direction orthogonal to the thickness direction of the semiconductor element. The first and second main terminals are directly bonded to the first and second substrates without the bonding member.Type: GrantFiled: September 8, 2021Date of Patent: January 30, 2024Assignee: DENSO CORPORATIONInventors: Susumu Yamada, Shoichiro Omae, Takuo Nagase
-
Patent number: 11881445Abstract: An apparatus includes a first die attach pad and a second die attach pad. A first die is attached to the first die attach pad and a second die is attached to the second die attach pad. The first die attach pad and the second die attach pad are separated by a gap. A first edge of the first die attach pad adjacent to the gap is thinner than a second edge of the first die attach pad. The first edge of the first die attach pad is opposite the second edge of the first die attach pad. A first edge of the second die attach pad adjacent to the gap is thinner than a second edge of the second die attach pad. The first edge of the second die attach pad is opposite the second edge of the second die attach pad.Type: GrantFiled: May 4, 2021Date of Patent: January 23, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Enis Tuncer
-
Patent number: 11848252Abstract: A semiconductor component, including a support frame and at least one semiconductor module attached to the support frame, wherein the support frame includes a respective passage (on the edge of which a base plate of the semiconductor module rests, wherein the base plate is soldered to the support frame.Type: GrantFiled: April 13, 2020Date of Patent: December 19, 2023Assignees: AUDI AG, HITACHI ENERGY SWITZERLAND AGInventors: Thomas Gradinger, Daniele Torresin
-
Patent number: 11842957Abstract: An amplifier module includes a module substrate with a mounting surface, a signal conducting layer, a ground layer, and a ground terminal pad at the mounting surface. A thermal dissipation structure extends through the module substrate. A ground contact of a power transistor die is coupled to a surface of the thermal dissipation structure. Encapsulant material covers the mounting surface of the module substrate and the power transistor die, and a surface of the encapsulant material defines a contact surface of the amplifier module. A ground terminal is embedded within the encapsulant material. The ground terminal has a proximal end coupled to the ground terminal pad, and a distal end exposed at the contact surface. The ground terminal is electrically coupled to the ground contact of the power transistor die through the ground terminal pad, the ground layer of the module substrate, and the thermal dissipation structure.Type: GrantFiled: December 29, 2020Date of Patent: December 12, 2023Assignee: NXP USA, Inc.Inventors: Jeffrey Kevin Jones, Kevin Kim, Freek Egbert van Straten, Ibrahim Khalil
-
Patent number: 11817430Abstract: A semiconductor module includes a laminate structure having an electrically insulating core layer with opposing first and second sides, a first redistribution layer arranged on the first side and a second redistribution layer arranged on the second side. First and second transistor devices are coupled to form a half-bridge circuit. Both transistor devices have a first side at which a cell field is arranged and an opposing second side. A control chip has a first side with contact pads. The transistor devices and control chip are arranged laterally adjacent one another and embedded in the core layer. The first side of the control chip and one transistor device and the second side of the other transistor device face towards the first redistribution layer on the first side of the core layer.Type: GrantFiled: September 21, 2021Date of Patent: November 14, 2023Assignee: Infineon Technologies Austria AGInventors: Angela Kessler, Josef Hoeglauer, Gerhard Noebauer
-
Patent number: 11804421Abstract: A semiconductor package assembly having a connecting clip disposed on both a first material stack and a second material stack having different thicknesses and disposed on a conducting substrate. This connecting clip has a first portion disposed on to the first material stack and second portion disposed on the second material stack, such that the surfaces of the first portion and second portion opposite the conducting substrate are at the same perpendicular distance from the conducting substrate. For example, in some implementations, when the thickness of the second material stack is smaller than the thickness of the first material stack, the second portion of the connecting clip may include a vertical support disposed on the second material stack to equalize the heights of the surfaces of the first portion and second portion of the connecting clip.Type: GrantFiled: December 3, 2020Date of Patent: October 31, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Atapol Prajuckamol, Chee Hiong Chew, Yushuang Yao
-
Patent number: 11784167Abstract: A semiconductor device includes: a die pad having a top surface; a semiconductor chip provided on the top surface; a first solder provided between the top surface and the semiconductor chip, the first solder bonding the top surface and the semiconductor chip; a first metal film provided on the semiconductor chip; a first insulating film provided on the first metal film and having a first opening; a connector having a first end and a second end, the first end being provided on the first metal film in the first opening; a second metal film provided in the first opening, the second metal film having a plurality of second openings provided so as to surround a portion of the first metal film in contact with the first end, and the second metal film being provided between the first end of the connector and the portion of the first metal film; a plurality of second insulating films provided in direct contact with the first metal film in each of the second openings; and a second solder provided between the second metaType: GrantFiled: March 8, 2022Date of Patent: October 10, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Kazuki Matsuo, Shunsuke Nitta
-
Patent number: 11750084Abstract: An apparatus for actively discharging at least one DC link capacitor, comprising at least one half-bridge circuit having a high-side transistor and a low-side transistor, wherein the half-bridge circuit is arranged in parallel with the DC link capacitor, wherein a voltage divider comprising at least two resistors is arranged in parallel with the DC link capacitor, wherein a tap of the voltage divider is connected to at least one differentiator, wherein at least one driver module for generating gate driver signals is assigned to the half-bridge circuit, and at least one control unit, wherein the control unit is designed in such a way that, in an active discharge mode, at least one transistor of the half-bridge circuit is controlled as a function of an output signal of the differentiator, as well as to an associated method.Type: GrantFiled: July 15, 2021Date of Patent: September 5, 2023Assignee: Volkswagen AktiengesellschaftInventors: Marko Kertes, Markus Novotny
-
Patent number: 11749633Abstract: A power semiconductor module includes a substrate with a structured metallization layer and a number of semiconductor chips. Each chip has a first power electrode bonded to the metallization layer. A leadframe is laser-welded to second power electrodes of the semiconductor chips for electrically interconnecting the semiconductor chips. A control conductor is attached to the leadframe opposite to the semiconductor chips and is electrically isolated from the leadframe. The control conductor is electrically connected to control electrodes of the semiconductor chips in the group.Type: GrantFiled: March 12, 2020Date of Patent: September 5, 2023Assignee: Hitachi Energy Switzerland AGInventors: Niko Pavlicek, Fabian Mohn, Markus Thut, Swen Koenig
-
Patent number: 11699666Abstract: A semiconductor device in which occurrence of peeling between a filling member and a metal terminal is suppressed is obtained. The semiconductor device includes: an insulating substrate having a front surface and a back surface, and having a semiconductor element joined to the front surface; a base plate joined to the back surface of insulating substrate; a case member surrounding insulating substrate; a filling member having an upper surface, covering insulating substrate, and filling a region surrounded by base plate and case member; and a metal member having a plate shape that leans toward an upper surface side of filling member inside filling member, has one end joined to the front surface of insulating substrate and another end separated from an inner wall of case member, and is exposed from the upper surface of filling member.Type: GrantFiled: February 19, 2019Date of Patent: July 11, 2023Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Akira Kosugi
-
Patent number: 11626333Abstract: A semiconductor device includes: a semiconductor chip; a case having a frame portion that has an inner wall portion surrounding an housing area in which the semiconductor chip is disposed; a buffer member provided on at last part of the inner wall portion of the case on a side of the housing area; a low expansion member provided on said at least part of the inner wall portion with the buffer member interposed therebetween on the side of the housing area; and a sealing member that seals the housing area, wherein the buffer member has a smaller elastic modulus than the case and the sealing member, and wherein the low expansion member has a smaller linear expansion coefficient than the case and the sealing member.Type: GrantFiled: April 1, 2021Date of Patent: April 11, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventor: Nobuhiro Higashi
-
Patent number: 11623376Abstract: Performed are an accommodation step of accommodating a pair of conductive members in a die, a sealing step of injecting a resin to seal the conductive members, and an extraction step of extracting a conductive member module. In the sealing step, the conductive members are sealed while a force is applied by the resin injected into the die to the individual conductive members in directions away from each other, and the individual conductive members are supported by support members disposed outside.Type: GrantFiled: May 4, 2020Date of Patent: April 11, 2023Assignee: DENSO CORPORATIONInventors: Akifumi Kurita, Yohei Yoshimura, Ryota Tanabe, Tsuyoshi Arai
-
Patent number: 11594465Abstract: The disclosure provides a chip package and an electronic device. The chip package includes: a package substrate, a semiconductor substrate provided on the package substrate and a first chip and a second chip provided on the semiconductor substrate. The semiconductor substrate includes a first group of pins and a second group of pins arranged on the semiconductor substrate and a connecting layer located between the first group of pins and the second group of pins. The connecting layer has a plurality of connecting channels, and the first group of pins and the second group of pins are connected through the plurality of connecting channels. The first chip has a third group of pins, the second chip has a fourth group of pins, and the third group of pins are connected to the first group of pins, and the fourth group of pins are connected to the second group of pins.Type: GrantFiled: March 24, 2021Date of Patent: February 28, 2023Assignee: BEIJING BAIDU NETCOM SCIENCE AND TECHNOLOGY CO., LTD.Inventors: Zhenghui Wu, Canghai Gu
-
Patent number: 11552006Abstract: In examples, a semiconductor device comprises a semiconductor die, an opaque mold compound housing covering the semiconductor die, a conductive terminal extending from the mold compound housing, and an insulative coat covering the mold compound housing and at least a portion of the conductive terminal.Type: GrantFiled: July 22, 2020Date of Patent: January 10, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Sreenivasan Kalyani Koduri
-
Patent number: 11552013Abstract: In a described example, an apparatus includes: a package substrate having a die pad configured for mounting a semiconductor die, and leads spaced from the die pad; a semiconductor die mounted on the die pad; a fuse mounted to a lead, the fuse having a fuse element coupled between a fuse cap and the lead, the fuse having a fuse body with an opening surrounding the fuse element, the fuse cap attached to the fuse body; electrical connections coupling the semiconductor die to the fuse; and mold compound covering the semiconductor die, the fuse, the electrical connections, and a portion of the package substrate, with portions of the leads exposed from the mold compound to form terminals.Type: GrantFiled: March 31, 2021Date of Patent: January 10, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Enis Tuncer
-
Patent number: 11545838Abstract: GaN-based half bridge power conversion circuits employ control, support and logic functions that are monolithically integrated on the same devices as the power transistors. In some embodiments a low side GaN device communicates through one or more level shift circuits with a high side GaN device. Various embodiments of level shift circuits and their inventive aspects are disclosed.Type: GrantFiled: August 18, 2022Date of Patent: January 3, 2023Assignee: Navitas Semiconductor LimitedInventors: Daniel M. Kinzer, Santosh Sharma, Ju Jason Zhang
-
Patent number: 11521862Abstract: A process for batch fabrication of circuit components is disclosed via simultaneously packaging multiple circuit component dice in a matrix. Each die has electrodes on its tops and bottom surfaces to be electrically connected to a corresponding electrical terminal of the circuit component it's packaged in. For each circuit component in the matrix, the process forms preparative electrical terminals on a copper substrate. Component dice are pick-and-placed onto the copper substrate with their bottom electrodes landing on corresponding preparative electrical terminal. Horizontal conductor plates are then placed horizontally on top of the circuit component dice, with bottom surface at one end of each plate landing on the dice's top electrode. An opening is formed at the opposite end and has vertical conductive surfaces.Type: GrantFiled: December 14, 2018Date of Patent: December 6, 2022Inventor: Chih-liang Hu
-
Patent number: 11511467Abstract: The present invention relates to the field of automotive lamps, particularly a method for manufacturing a light emitting device (10) for use in automotive lamps. The method comprises: providing a base substrate (11) with a LED die (12) and one or more electrical components (13) attached thereon into a first mold; melting and injecting an optical transparent material over the LED die (12) to form an optical structure (14); removing the base substrate (11) from the first mold once the optical transparent material is partially solidified; providing the base substrate (11) into a second mold different from the first mold; and melting and injecting a thermally conductive material into the second mold while the optical transparent material is not fully solidified, such that an intimate connection is formed between the thermally conductive material and the optical transparent material. The present invention further discloses the light emitting device (10) per se.Type: GrantFiled: September 10, 2018Date of Patent: November 29, 2022Assignee: Lumileds LLCInventors: Nan Chen, Paul Scott Martin, Chao Ding, Luke Cheng
-
Patent number: 11404359Abstract: An integrated circuit package that includes a leadframe and a mold compound encapsulating at least a portion of the leadframe. The mold compound includes a cavity open at a bottom surface of the mold compound that exposes a bottom surface of the leadframe. A thermally conductive and electrically insulating isolation layer is locked within the bottom cavity of the mold compound and contacts the bottom surface of the leadframe.Type: GrantFiled: October 19, 2020Date of Patent: August 2, 2022Assignee: Infineon Technologies AGInventors: Stefan Schwab, Alexander Roth
-
Patent number: 11404353Abstract: An electronic device has a sealing part 90, a first terminal 11 projecting outward from a first side surface of the sealing part 90, a second terminal 13 projecting outward from a second side surface different from the first side surface of the sealing part 90, an electronic element 95 provided inside the sealing part 90, and a head part 40 coupled to the first terminal 11 and the second terminal and connected to a front surface of the semiconductor element 95 via a conductive adhesive 75.Type: GrantFiled: February 20, 2017Date of Patent: August 2, 2022Assignee: SHINDENGEN ELECTRIC MANUFACTURING CO., LTD.Inventors: Soichiro Umeda, Yuji Morinaga
-
Patent number: 10957632Abstract: The disclosure relates to a lead frame assembly for a semiconductor device, the lead frame assembly including: a die attach structure and clip frame structure. The clip frame structure includes: a die connection portion configured to contact to one or more contact terminals on a top side of the semiconductor die; one or more electrical leads extending from the die connection portion at a first end, and a lead supporting member extending from a second end of the one or more leads; and a plurality of clip support members arranged orthogonally to the one or more electrical leads. The plurality of support members and the lead supporting member are configured to contact the die attach structure. The present disclosure also relates a die attach structure and clip frame structure for a semiconductor device, a semiconductor device including the same and a method of manufacturing the semiconductor device.Type: GrantFiled: June 20, 2019Date of Patent: March 23, 2021Assignee: Nexperia B.V.Inventors: Ricardo Lagmay Yandoc, Adam Richard Brown, Arnel Biando Taduran
-
Patent number: 10892207Abstract: For a power module comprising at least three levels stacked one above another, including: at least one heat sink (10) having a top side (11), at least one adhesion-promoting intermediate layer (20) applied to the top side (11) of the heat sink (10) and extending in a planar fashion and having a first side (21), which faces the top side (11) of the heat sink (10), and a second side (22), which faces away from the first side (21), at least one metallic layer (30) arranged on the second side (22) of the intermediate layer (20) and subdivided into conductor track sections (31) and having a contact side (32), which faces the second side (22) of the intermediate layer (20), wherein the power module furthermore comprises at least one electronic power component (40) which is applied to at least one conductor track section (31) of the metallic layer (30) and is electrically contacted electrically with the at least one conductor track section (31) of the metallic layer (30), it is proposed that the metallic layer (30)Type: GrantFiled: September 11, 2017Date of Patent: January 12, 2021Assignee: Robert Bosch GmbHInventors: Wolfram Kienle, Guenter Schelling, Jan Homoth
-
Patent number: 10763639Abstract: A device may include a lead-frame including a first electrode and a second electrode, a carrier, a set of optical devices mechanically and electrically connected to the first electrode, and a set of electrical connections that electrically connects the second electrode to the set of optical devices. The lead-frame and the carrier may be mechanically connected to each other via a set of interlocking structures associated with the lead-frame and the carrier. The lead-frame and the set of optical devices may have matching coefficients of thermal expansion. The first electrode and the second electrode may be electrically isolated from each other.Type: GrantFiled: January 22, 2019Date of Patent: September 1, 2020Assignee: Lumentum Operations LLCInventors: Kong Weng Lee, Vincent V. Wong, Jay A. Skidmore, Prasad Yalamanchili, Gity Samadi, Raman Srinivasan, Yongfeng Guan, Slava Khassine
-
Patent number: 10679965Abstract: A semiconductor package structure and manufacturing method thereof are provided, and the semiconductor package structure includes a semiconductor element, a top substrate, a bottom substrate, an insulating layer, and two metal conductive layers. The top substrate is mainly made of a conductive metal, and having a first separated portion on the top substrate, the first separated portion divides the top substrate into two blocks which are not electrically connected to each other. The bottom substrate is mainly made of the conductive metal, and having a second separated portion on the bottom substrate. The second separated portion divides the bottom substrate into two blocks which are not electrically connected to each other. The insulating layer is disposed between the top substrate and the bottom substrate. The metal conductive layer is disposed at two sides of the insulating layer and connected to the top substrate and the bottom substrate.Type: GrantFiled: February 2, 2016Date of Patent: June 9, 2020Assignee: ZOWIE TECHNOLOGY CORPORATIONInventors: Chia-Wei Li, Yen-Ni Hu
-
Patent number: 10332869Abstract: A power module includes one control IC and a plurality of reverse conducting insulated gate bipolar transistors (RC-IGBTs). The control IC has the functions of a high-voltage IC and a low-voltage IC. The plurality of RC-IGBTs are disposed on three of four sides of the control IC and connected to the control IC through only wires.Type: GrantFiled: April 28, 2017Date of Patent: June 25, 2019Assignee: Mitsubishi Electric CorporationInventors: Naoki Ikeda, Hisashi Oda, Maki Hasegawa, Hisashi Kawafuji
-
Patent number: 10082277Abstract: A light module, comprising: a support comprising at least one first surface called a separating surface and at least one organic light-emitting diode comprising a first light-emitting part, a connecting part or means for attaching the diode to the support and an electrical connector or means for electrically connecting the diode. The means for attaching the diode and the electrical connector or means for electrically connecting the diode are borne by a part of this diode, called a connecting part. Additionally, the separating surface of the support delimits a light-scattering area into which the first light-emitting part of the diode extends, and separates this light-scattering area from a masked area, into which connecting part of the diode extends, such that the connecting part is occulted by the separating surface of the support.Type: GrantFiled: September 8, 2014Date of Patent: September 25, 2018Assignee: VALEO VISIONInventors: Christophe Dubosc, Damien Cabanne, Benoit Reiss, Eric Moisy
-
Patent number: 9881853Abstract: A semiconductor package includes a substrate, a first transistor die secured to the substrate and a second transistor die secured to the substrate. The first transistor die has a source terminal at a bottom side of the first transistor die which faces the substrate and a drain terminal and a gate terminal at a top side of the first transistor die which faces away from the substrate. The second transistor die has a drain terminal at a bottom side of the second transistor die which faces the substrate and a source terminal and a gate terminal at a top side of the second transistor die which faces away from the substrate. The package also includes a common electrical connection between the drain terminal of the first transistor die and the source terminal of the second transistor die.Type: GrantFiled: April 4, 2016Date of Patent: January 30, 2018Assignee: Infineon Technologies AGInventors: Dirk Ahlers, Markus Dinkel
-
Patent number: 9786583Abstract: A power semiconductor package device and a method of preparation the device are disclosed. The package device includes a die paddle, a first pin, a second pin, and a semiconductor chip attached to the die paddle. A first electrode, a second electrode and a third electrode of the semiconductor chip are connected to the first pin, the second pin and the die paddle respectively. A plastic package body covers the semiconductor chip, the die paddle, the first pin and the second pin. The first pin and the second pin are located near two adjacent corners of the plastic package body. The bottom surface and two side surfaces of each of the first pin and the second pin are exposed from the plastic package body. Locking mechanisms are constructed to prevent the first pin and the second pin from falling off the power semiconductor package device during a manufacturing cutting process. Portions of the first pin, portions of the second pin, and portions of the plastic package body can be cut off.Type: GrantFiled: May 31, 2016Date of Patent: October 10, 2017Assignee: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATEDInventors: Yan Xun Xue, Hamza Yilmaz, Yueh-Se Ho, Jun Lu, De Mei Gong
-
Patent number: 9691736Abstract: A process for producing a miniaturized SMD diode package involves using a diode chip whose bottom surface has a positive electrode and a negative electrode, using a circuit board instead of a conventional lead frame during packaging, and using Charge-Coupled Device (CCD) image registration technology to perform chip bonding; the beneficial advantages brought from the process for producing the same including to simplify producing process and reduce manufacturing cost, to improve accuracy and precision of producing the miniaturized SMD diode package due to using a circuit board instead of conventionally used lead frame, and to ensure the produced miniaturized SMD diode package possesses excellent diode characteristics without distortion or defect.Type: GrantFiled: October 13, 2015Date of Patent: June 27, 2017Assignee: SFI ELECTRONICS TECHNOLOGY INC.Inventors: Ching-Hohn Lien, Xing-Xiang Huang, Hsing-Tsai Huang, Hong-Zong Xu, Yi-Wei Chen
-
Patent number: 9691735Abstract: A miniaturized SMD diode package involves using a diode chip whose bottom surface has a positive electrode and a negative electrode, using a circuit board instead of a conventional lead frame during packaging, and using Charge-Coupled Device (CCD) image registration technology to perform chip bonding; the beneficial advantages brought from a process for producing the same including to simplify producing process and reduce manufacturing cost, to improve accuracy and precision of producing the miniaturized SMD diode package due to using a circuit board instead of conventionally used lead frame, and to ensure the produced miniaturized SMD diode package possesses excellent diode characteristics without distortion or defect.Type: GrantFiled: December 30, 2014Date of Patent: June 27, 2017Assignee: SFI ELECTRONICS TECHNOLOGY INC.Inventors: Ching-Hohn Lien, Xing-Xiang Huang, Hsing-Tsai Huang, Hong-Zong Xu, Yi-Wei Chen
-
Patent number: 8933545Abstract: A double-side exposed semiconductor device includes an electric conductive first lead frame attached on top of a thermal conductive but electrical nonconductive second lead frame and a semiconductor chip flipped and attached on top of the first lead frame. The gate and source electrodes on top of the flipped chip form electrical connections with gate and source pins of the first lead frame respectively. The flipped chip and center portions of the first and second lead frames are then encapsulated with a molding compound, such that the heat sink formed at the center of the second lead frame and the drain electrode at bottom of the semiconductor chip are exposed on two opposite sides of the semiconductor device. Thus, heat dissipation performance of the semiconductor device is effectively improved without increasing the size of the semiconductor device.Type: GrantFiled: April 18, 2013Date of Patent: January 13, 2015Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yuping Gong, Yan Xun Xue
-
Patent number: 8841167Abstract: A semiconductor package method for co-packaging high-side (HS) and low-side (LS) semiconductor chips is disclosed. The HS and LS semiconductor chips are attached to two opposite sides of a lead frame, with a bottom drain electrode of the LS chip connected to a top side of the lead frame and a top source electrode of the HS chip connected to a bottom side of the lead frame through a solder ball. The stacking configuration of HS chip, lead frame and LS chip reduces the package size. A bottom metal layer covering the bottom of HS chip exposed outside of the package body provides both electrical connection and thermal conduction.Type: GrantFiled: July 26, 2013Date of Patent: September 23, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yuping Gong, Yan Xun Xue, Liang Zhao
-
Patent number: 8736073Abstract: A semiconductor device includes a first insulating layer; a wiring layer formed on a first surface of the first insulating layer and including a first electrode pad; a semiconductor chip; a second insulating layer including a semiconductor chip accommodating portion; a third insulating layer on the second insulating layer; and a passive element including an electrode and formed of an embedded portion and a protruding portion on a second surface of the first insulating layer, wherein an end surface of the embedded portion is coated by the insulating layer, the electrode of the passive element is electrically connected to the wiring layer through a via wiring formed in the insulating layers, the first electrode pad is electrically connected to another semiconductor device through a joining portion, and a protruding amount of the protruding portion is less than a gap between the second surface and the another semiconductor device.Type: GrantFiled: May 10, 2013Date of Patent: May 27, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventor: Yuji Kunimoto
-
Patent number: 8723300Abstract: The multi-chip leadless module 200 has integrated circuit (IC) 150, dual n-channel mosfet 110, IC leads 210, 211, 212, gate leads 213, 213, and source leads 217-220 encapsulated in resin 250. The IC 150 and the dual n-channel mosfet 110 are mounted face down on the leads. IC leads 210, 211, 212 are made of planar metal and connect, respectively, to the electrodes TEST, VDD and VM on the IC 150 using a flip chip technique to assemble the leads on copper pillars or copper studs.Type: GrantFiled: August 13, 2012Date of Patent: May 13, 2014Assignee: Fairchild Semiconductor CorporationInventors: Chung-Lin Wu, Steven Sapp, Bigildis Dosdos, Suresh Belani, Sunggeun Yoon
-
Patent number: 8669648Abstract: A driver IC which is operated by a power supply system insulated from a control IC is mounted in the vicinity of a switching element on a first conductor pattern. A second conductor pattern connected to a source terminal or an emitter terminal of the switching element is electrically connected to a third conductor pattern on which the driver IC is mounted. A ground terminal of the driver IC is electrically connected to the third conductor pattern, and a drive terminal of the driver IC is electrically connected to a gate terminal or a base terminal of the switching element.Type: GrantFiled: March 7, 2012Date of Patent: March 11, 2014Assignee: Panasonic CorporationInventor: Yoshihiro Tomita
-
Patent number: 8624369Abstract: A balance filter packaging chip having a balun mounted therein and a manufacturing method thereof are provided. The balance filter packaging chip includes a device substrate; a balance filter mounted on the device substrate; a bonding layer stacked on a certain area of the device substrate; a packaging substrate having a cavity formed over the balance filter, and combined with the device substrate by the bonding layer; a balun located on a certain area over the packaging substrate; and an insulator layer for passivating the balun. Accordingly, the present invention can reduce an element size and simplify a manufacturing process.Type: GrantFiled: August 23, 2007Date of Patent: January 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Kuang-woo Nam, Yun-kwon Park, In-sang Song, Jea-shik Shin, Seok-mo Chang, Seok-chul Yun
-
Patent number: 8604597Abstract: The present technology discloses a multi-die package. The package comprises a lead frame structure and three dies including a first flip chip die, a second flip chip die and a third flip chip die stacked vertically. The first flip chip die is mounted on the bottom surface of the lead frame structure through the flip chip bumps; the second flip chip is mounted on the top surface of the first flip chip die through flip chip bumps; and the third flip chip die is mounted on the top surface of the lead frame structure through flip chip bumps.Type: GrantFiled: April 28, 2011Date of Patent: December 10, 2013Assignee: Monolithic Power Systems, Inc.Inventor: Hunt Hang Jiang
-
Patent number: 8581378Abstract: Terminals (2b, 2c) are divided into two along a common boundary, coatings (10, 11) most suitable for two conductive bonding materials (5, 6) to be used are exposed on the terminals (2b, 2c), the most suitable one of the coatings (10, 11) is selected, and the corresponding conductive bonding material (5, 6) is bonded onto the coating. Thus it is possible to improve the reliability of bonding and easily reduce a bonding resistance while suppressing a decrease in the reliability of a semiconductor element 3.Type: GrantFiled: September 29, 2009Date of Patent: November 12, 2013Assignee: Panasonic CorporationInventors: Toshiyuki Yokoe, Chie Fujioka, Daichi Kumano
-
Patent number: 8513811Abstract: An electronic device including a die-pad area, a die fixed to the die-pad area, a connection terminal, and a ribbon of conductive material. The ribbon is electrically connected to the die and to the connection terminal, and has a prevalent dimension along a first axis, a width, measured along a second axis, which is transverse to the first axis, and a thickness, which is negligible with respect to the width; the ribbon moreover has a cross section that defines a concave geometrical shape.Type: GrantFiled: May 27, 2011Date of Patent: August 20, 2013Assignee: STMicroelectronics S.r.l.Inventors: Agatino Minotti, Giuseppe Cristaldi
-
Patent number: 8431993Abstract: A method is disclosed for attaching an interconnection plate to semiconductor die within leadframe package. A base leadframe is provided with die pad for attaching semiconductor die. An interconnection plate is provided for attachment to the base leadframe and semiconductor die. Add a base registration feature onto base leadframe and a plate registration feature onto interconnection plate with the registration features designed to match each other such that, upon approach of the interconnection plate to base leadframe, the two registration features would engage and guide each other causing concomitant self-aligned attachment of the interconnection plate to base leadframe. Next, the interconnection plate is brought into close approach to base leadframe to engage and lock plate registration feature to base registration feature hence completing attachment of the interconnection plate to semiconductor die and forming a leadframe package.Type: GrantFiled: November 4, 2011Date of Patent: April 30, 2013Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Jun Lu, Lei Shi, Liang Zhao
-
Publication number: 20130075882Abstract: A package structure including a first leadframe, a second leadframe, a power pin, a ground pin, a first pin, several first wires, several second wires, and a package body is disclosed. The first leadframe is used for electrically coupling to the drains of a first power transistor and the second power transistor. The ground pin is electrically coupled to the first leadframe. The first pin is connected with the first leadframe through a conductive region used for increasing the amount of current which can be loaded by the first pin. The first wires are used for electrically coupling between the first leadframe and the source of the second power transistor, for reducing the internal resistance of the second power transistor. The second wires are used for electrically coupling between the ground pin and the source of the first power transistor, for reducing the internal resistance of the first power transistor.Type: ApplicationFiled: September 24, 2011Publication date: March 28, 2013Applicant: FORTUNE SEMICONDUCTOR CORPORATIONInventors: KUO-CHIANG CHEN, ARTHUR SHAOYAN RONG, CHEN HSING LIU, YEN-YI CHEN
-
Publication number: 20130026615Abstract: A double-side exposed semiconductor device includes an electric conductive first lead frame attached on top of a thermal conductive but electrical nonconductive second lead frame and a semiconductor chip flipped and attached on top of the first lead frame. The gate and source electrodes on top of the flipped chip form electrical connections with gate and source pins of the first lead frame respectively. The flipped chip and center portions of the first and second lead frames are then encapsulated with a molding compound, such that the heat sink formed at the center of the second lead frame and the drain electrode at bottom of the semiconductor chip are exposed on two opposite sides of the semiconductor device. Thus, heat dissipation performance of the semiconductor device is effectively improved without increasing the size of the semiconductor device.Type: ApplicationFiled: July 28, 2011Publication date: January 31, 2013Inventors: Yuping Gong, Yan Xun Xue
-
Patent number: 8334583Abstract: A leadframe strip comprises a plurality of units arranged in a line. Each unit provides two component positions, each having a chip support substrate. The chip support substrates of the two component positions are mechanically linked by at least one support bar. The two component positions of a unit are molded at essentially the same time to produce a plastic housing for a package in each component position. The central portion of the first support bars remains outside of the plastic housing of the two packages.Type: GrantFiled: July 20, 2005Date of Patent: December 18, 2012Assignee: Infineon Technologies AGInventors: Jeffrey Khai Huat Low, Kean Cheong Lee
-
Patent number: 8294256Abstract: Methods and structures related to packaging a chip are disclosed. In one embodiment, a chip package structure includes: (i) a chip having a plurality of first and second contact pads thereon; (ii) a lead frame having a plurality of pins for external connection to the package structure, where the chip is disposed on the lead frame; (iii) a plurality of first bonding wires for connecting the first contact pads to the lead frame; and (iv) a plurality of second bonding wires for connecting the second contact pads to the plurality of pins on the lead frame.Type: GrantFiled: December 24, 2010Date of Patent: October 23, 2012Assignee: Hangzhou Silergy Semiconductor Technology LtdInventors: Wei Chen, XiaoChun Tan
-
Patent number: 8237232Abstract: The electrical characteristics of a semiconductor device are enhanced. In the package of the semiconductor device, there are encapsulated first and second semiconductor chips with a power MOS-FET formed therein and a third semiconductor chip with a control circuit for controlling their operation formed therein. The bonding pads for source electrode of the first semiconductor chip on the high side are electrically connected to a die pad through a metal plate. The bonding pad for source electrode of the second semiconductor chip on the low side is electrically connected to lead wiring through a metal plate. The metal plate includes a first portion in contact with the bonding pad of the second semiconductor chip, a second portion extended from a short side of the first portion to the lead wiring, and a third portion extended from a long side of the first portion to the lead wiring.Type: GrantFiled: March 17, 2011Date of Patent: August 7, 2012Assignee: Renesas Electronics CorporationInventors: Tomoaki Uno, Nobuyoshi Matsuura, Yukihiro Sato, Keiichi Okawa, Tetsuya Kawashima, Kisho Ashida
-
Patent number: RE49912Abstract: A semiconductor device includes a plurality of die pad sections, a plurality of semiconductor chips, each of which is arranged in each of the die pad sections, a resin encapsulation portion having a recess portion for exposing at least a portion of the die pad sections, the resin encapsulation portion configured to cover the die pad sections and the semiconductor chips, and a heat radiation layer arranged in the recess portion. The heat radiation layer includes an elastic layer exposed toward a direction in which the recess portion is opened. The heat radiation layer directly faces at least a portion of the die pad sections. The elastic layer overlaps with at least a portion of the die pad sections when seen in a thickness direction of the heat radiation layer.Type: GrantFiled: June 28, 2021Date of Patent: April 9, 2024Assignee: ROHM CO., LTD.Inventor: Akihiro Kimura