Involving Transfer Of Heat By Flowing Fluids (epo) Patents (Class 257/E23.097)
-
Patent number: 8829670Abstract: The present disclosure is directed to a device that includes a first substrate having a first plurality of hollow pillars on the first substrate and a first plurality of channels in the first substrate coupled to the first plurality of hollow pillars. The device includes a second substrate attached to the first substrate, the second substrate having a second plurality of hollow pillars on the second substrate and a second plurality of channels in the second substrate coupled to the second plurality of hollow pillars, the first plurality of hollow pillars being coupled to the second plurality of hollow pillars to allow a fluid medium to move through the substrate to cool the first substrate and the second substrate.Type: GrantFiled: June 28, 2013Date of Patent: September 9, 2014Assignees: STMicroelectronics, Inc., International Business Machines CorporationInventors: John H. Zhang, Lawrence A. Clevenger, Carl Radens, Yiheng Xu, Edem Wornyo
-
Patent number: 8766433Abstract: The invention relates to an electronic chip, comprising: a semiconductor substrate (6) having an active area (8) formed by at least one P doped region and at least one N doped region which form one or more P-N junctions through which most of the useful current flows when said electronic chip is in a conductive state, and at least one channel (44) through which a heat transport coolant can flow, the channel(s) passing through at least said P or N doped region of the active area. Each channel (44) is rectilinear and passes through the substrate (6) in a direction which is collinear with a direction F to the nearest ±45°, where the direction F is perpendicular to the plane of the substrate.Type: GrantFiled: May 31, 2011Date of Patent: July 1, 2014Assignees: Commissariat a l'energie atomique et aux energies alternatives, Centre National de la Recherche Scientifique, Institut Polytechnique de GrenobleInventors: Yvan Avenas, Jean-Christophe Crebier, Julie Widiez, Laurent Clavelier, Kremena Vladimirova
-
Patent number: 8604608Abstract: A semiconductor module is disclosed that includes a semiconductor element, a capacitor configured to be electrically connected to the semiconductor element and a heat sink, wherein the semiconductor and the capacitor are stacked with each other via the heat sink, and wherein the semiconductor element is disposed in a position overlapping with the capacitor as viewed from a stack direction.Type: GrantFiled: April 17, 2012Date of Patent: December 10, 2013Assignee: Toyota Jidosha Kabushiki KaishaInventors: Jiro Tsuchiya, Torahiko Sasaki, Makoto Imai, Hideki Tojima, Tadakazu Harada, Tomoaki Mitsunaga
-
Patent number: 8563365Abstract: An exemplary embodiment of the present invention provides a chip for use in fabricating a three-dimensional integrated circuit, the chip comprising a wafer, one or more metallic-filled, electrical vias, and one or more hollow, fluidic vias. The wafer can comprise a first surface and a second surface. The one or more metallic-filled, electrical vias can extend through the wafer. Each electrical via can be in electrical communication with an electrical interconnect proximate the first surface, providing electrical communication between chips in the integrated circuit. The one or more hollow, fluidic vias can extend through the wafer. Each fluidic via can be in fluid communication with a fluidic interconnect, providing fluid communication between adjacent chips in the integrated circuit. Each fluidic interconnect can comprise a first end proximate the first surface, a second end, and a cap proximate the second end, defining an air-filled space within the fluidic interconnect.Type: GrantFiled: March 9, 2012Date of Patent: October 22, 2013Assignee: Georgia Tech Research CorporationInventors: Calvin Richard King, Jr., Jesal Zevari, James D. Meindl, Muhannad S. Bakir
-
Patent number: 8558394Abstract: A chip stack structure and a manufacturing method thereof are provided. The chip stack structure comprises a plurality of chips, a vertical conductive line, a plurality of insulating films and a fluid. The chips are overlapped. The vertical conductive line is electrically connected to some of the chips. The vertical conductive line is disposed at the outside of a projection area of some of the chips. Each chip is disposed in one of the insulating films. The channels which are hollow are formed in one of the insulating films. The fluid is disposed in the channels.Type: GrantFiled: April 10, 2013Date of Patent: October 15, 2013Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Patent number: 8486765Abstract: A method for making a structure for thermal management of circuit devices. The method provides a first substrate and a second substrate where at least one of the first and second substrates includes a circuit element. The method forms in at least one of the first substrate and the second substrate an entrance through-hole extending through a thickness of the first substrate or the second substrate, forms in at least one of the first substrate and the second substrate an exit through-hole extending through a thickness of the first substrate or the second substrate, forms respective bonding elements on at least one of the first and second substrates, and bonds the first and second substrates at the respective bonding elements to form a seal between the first and second substrates and to form a first coolant channel in between the first and second substrates.Type: GrantFiled: September 21, 2011Date of Patent: July 16, 2013Assignee: Research Triangle InstituteInventors: Philip Garrou, Charles Kenneth Williams, Christopher A. Bower
-
Patent number: 8471380Abstract: An encapsulated microelectronic package includes a fluid conducting cooling tube directly coupled to one or more semiconductor chips, with the encapsulant being molded over the semiconductor chips and portions of the cooling tube in proximity to the semiconductor chips. The encapsulant immobilizes the cooling tube with respect to the semiconductor chips, and the cooling tube and encapsulant are designed to minimize differences in their coefficients of thermal expansion relative to the semiconductor chips.Type: GrantFiled: September 9, 2011Date of Patent: June 25, 2013Assignee: Delphi Technologies, Inc.Inventors: Scott D. Brandenburg, Suresh K. Chengalva, Thomas A. Degenkolb
-
Patent number: 8358016Abstract: A semiconductor package having an internal cooling system is presented which includes a semiconductor chip and a through-electrode. The semiconductor chip has a circuit section. The through-electrode passes through an upper surface and a lower surface the semiconductor chip. The through-electrode is electrically connected with the circuit section of the semiconductor chip. The through-electrode also has a through-hole for allowing cooling fluid to flow therethrough.Type: GrantFiled: March 13, 2012Date of Patent: January 22, 2013Assignee: Hynix Semiconductor Inc.Inventors: Min Suk Suh, Chang Jun Park
-
Patent number: 8237263Abstract: An integrated circuit, a method of operating the integrated circuit, and a method of fabricating the integrated circuit are disclosed. According to one of the broader forms of the invention, a method and apparatus involve an integrated circuit that includes a heat transfer structure having a chamber that has a fluid disposed therein and that extends between a heat generating portion and a heat absorbing portion. Heat is absorbed into the fluid from the heat generating portion, and the fluid changes from a first phase to a second phase different from the first phase when the heat is absorbed. Heat is released from the fluid to the heat absorbing portion, and the fluid changes from the second phase to the first phase when the heat is released.Type: GrantFiled: December 31, 2009Date of Patent: August 7, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ting-Hau Wu, Chun-Ren Cheng, Chun-Wen Cheng, Jiou-Kang Lee, Jung-Huei Peng, Shang-Ying Tsai, Te-Hsi Lee
-
Publication number: 20120175783Abstract: A semiconductor package having an internal cooling system is presented which includes a semiconductor chip and a through-electrode. The semiconductor chip has a circuit section. The through-electrode passes through an upper surface and a lower surface the semiconductor chip. The through-electrode is electrically connected with the circuit section of the semiconductor chip. The through-electrode also has a through-hole for allowing cooling fluid to flow therethrough.Type: ApplicationFiled: March 13, 2012Publication date: July 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Min Suk SUH, Chang Jun PARK
-
Patent number: 8159065Abstract: A semiconductor package having an internal cooling system is presented which includes a semiconductor chip and a through-electrode. The semiconductor chip has a circuit section. The through-electrode passes through an upper surface and a lower surface the semiconductor chip. The through-electrode is electrically connected with the circuit section of the semiconductor chip. The through-electrode also has a through-hole for allowing cooling fluid to flow therethrough.Type: GrantFiled: December 16, 2009Date of Patent: April 17, 2012Assignee: Hynix Semiconductor Inc.Inventors: Min Suk Suh, Chang Jun Park
-
Patent number: 8125075Abstract: A method, apparatus and system with a semiconductor package including a microchimney or thermosiphon using carbon nanotubes to modify the effective thermal conductivity of an integrated circuit die.Type: GrantFiled: January 15, 2008Date of Patent: February 28, 2012Assignee: Intel CorporationInventors: James G. Maveety, Gregory M. Chrysler, Unnikrishnan Vadakkanmaruveedu
-
Publication number: 20120001319Abstract: An encapsulated microelectronic package includes a fluid conducting cooling tube directly coupled to one or more semiconductor chips, with the encapsulant being molded over the semiconductor chips and portions of the cooling tube in proximity to the semiconductor chips. The encapsulant immobilizes the cooling tube with respect to the semiconductor chips, and the cooling tube and encapsulant are designed to minimize differences in their coefficients of thermal expansion relative to the semiconductor chips.Type: ApplicationFiled: September 9, 2011Publication date: January 5, 2012Applicant: DELPHI TECHNOLOGIES, INC.Inventors: SCOTT D. BRANDENBURG, SURESH K. CHENGALVA, THOMAS A. DEGENKOLB
-
Publication number: 20120001348Abstract: A wafer stacked semiconductor package (WSP) having a vertical heat emission path and a method of fabricating the same are provided. The WSP comprises a substrate on which semiconductor chips are mounted; a plurality of semiconductor chips stacked vertically on the substrate; a cooling through-hole formed vertically in the plurality of semiconductor chips, and sealed; micro holes formed on the circumference of the cooling through-hole; and coolant filling the inside of the cooling through-hole. Accordingly, the WSP reduces a temperature difference between the semiconductor chips and quickly dissipates the heat generated by the stacked semiconductor chips.Type: ApplicationFiled: September 19, 2011Publication date: January 5, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Joong-Hyun BAEK, Hee-Jin LEE
-
Patent number: 8058722Abstract: Disclosed herein is a power semiconductor module. The module includes metal plates each having a first through hole, with an anodic oxidation layer formed on a surface of metal plates and an interior of the first through hole. A cooling member has a second through hole at a position corresponding to the first through hole, and the metal plates are attached to both sides of the cooling member. A circuit layer is formed on the anodic oxidation layer and performs an interlayer connection through a via formed in the first and second through holes. A power device is connected to the circuit layer. A resin encapsulant encloses the circuit layer and the power device. A housing is installed to each of the metal plates to form a sealing space for the resin encapsulant.Type: GrantFiled: August 31, 2009Date of Patent: November 15, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Shan Gao, Seog Moon Choi, Tae Hyun Kim, Ju Pyo Hong, Bum Sik Jang, Ji Hyun Park
-
Patent number: 8058724Abstract: Various semiconductor chip thermal management systems and methods are disclosed. In one aspect, a method of manufacturing is provided that includes coupling a semiconductor chip to a substrate and coupling a diamond heat spreader that has a thermoelectric cooler to the semiconductor chip. A vapor chamber is coupled to the diamond heat spreader.Type: GrantFiled: November 30, 2007Date of Patent: November 15, 2011Assignee: ATI Technologies ULCInventor: Gamal Refai-Ahmed
-
Patent number: 8044506Abstract: The invention provides a thermal-emitting memory module, a thermal-emitting module socket, and a computer system comprising the thermal-emitting memory module and the thermal-emitting module socket. An embodiment of the thermal-emitting module includes: a module substrate having electrically-conductive traces; and a semiconductor device disposed on the module substrate and coupled to the electrically-conductive traces, the module substrate including a thermal-emitting portion disposed in proximity of the semiconductor device without directly contacting the semiconductor device.Type: GrantFiled: July 29, 2008Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young Yun, Soo-Kyung Kim, Kwang-Seop Kim, Ki-Hyun Ko, Sung-Joo Park
-
Patent number: 8035223Abstract: A structure and method for thermal management of integrated circuits. The structure for thermal management of integrated circuits includes first and second substrates bonded together, at least one of the first and second substrates including at least one circuit element, an entrance through-hole having a length extending through a thickness of at least one of the first substrate and the second substrate, an exit through-hole having a length extending through a thickness of at least one of the first substrate and the second substrate, a bonding element forming a seal between the first and second substrates and forming a space between the first and second substrate, and a coolant channel formed in the space between the first and second substrates such that a fluid entering the entrance through-hole transits the coolant channel and the exit through-hole to provide cooling to the circuit element.Type: GrantFiled: August 28, 2007Date of Patent: October 11, 2011Assignee: Research Triangle InstituteInventors: Philip Garrou, Charles Kenneth Williams, Christopher A. Bower
-
Patent number: 8030754Abstract: One embodiment in accordance with the invention is a system that can include a first wafer and a second wafer. The first wafer and the second wafer can be bonded together by a wafer bonding process that forms a gap between the first wafer and the second wafer. The gap can be configured for receiving a heat extracting material.Type: GrantFiled: January 31, 2007Date of Patent: October 4, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Peter G. Hartwell, Duncan Stewart
-
Patent number: 8026597Abstract: An encapsulated microelectronic package includes a fluid conducting cooling tube directly coupled to one or more semiconductor chips, with the encapsulant being molded over the semiconductor chips and portions of the cooling tube in proximity to the semiconductor chips. The encapsulant immobilizes the cooling tube with respect to the semiconductor chips, and the cooling tube and encapsulant are designed to minimize differences in their coefficients of thermal expansion relative to the semiconductor chips.Type: GrantFiled: December 17, 2008Date of Patent: September 27, 2011Assignee: Delphi Technologies, Inc.Inventors: Scott D. Brandenburg, Suresh K. Chengalva, Thomas A. Degenkolb
-
Patent number: 8022535Abstract: Devices, systems, and methods for semiconductor die temperature management are described and discussed herein. An IC device is described that includes at least one intra-die cooling structure. In an embodiment, the IC device includes a semiconductor die formed of integral device layers and further includes at least one coolant reservoir and at least one coolant channel. In an embodiment, the at least one coolant reservoir and at least one coolant channel are disposed wholly within the semiconductor die. In various embodiments, at least one coolant reservoir and at least one coolant channel are constructed and arranged to circulate coolant fluid in proximity to at least one IC device structure in order to decrease and or normalize an operating temperature of the IC device. In other embodiments, systems and methods for designing and/or fabricating IC die that include at least one intra-die cooling structure are provided herein.Type: GrantFiled: June 8, 2009Date of Patent: September 20, 2011Assignee: CoolSilicon LLCInventors: Bradley J. Winter, Benedikt Zeyen
-
Patent number: 7973433Abstract: A power switch apparatus includes a substrate; a semiconductor die mounted on the substrate and including power electronics circuitry for a high power, alternating current motor application; and gate drive circuitry mounted on the substrate and electrically coupled to the power electronics circuitry on the semiconductor die.Type: GrantFiled: July 24, 2008Date of Patent: July 5, 2011Inventors: David F. Nelson, George John, Gregory S. Smith, David Tang, James M. Nagashima, Gabriel Gallegos-Lopez
-
Publication number: 20110012252Abstract: Disclosed herein is a power semiconductor module. The module includes metal plates each having a first through hole, with an anodic oxidation layer formed on a surface of metal plates and an interior of the first through hole. A cooling member has a second through hole at a position corresponding to the first through hole, and the metal plates are attached to both sides of the cooling member. A circuit layer is formed on the anodic oxidation layer and performs an interlayer connection through a via formed in the first and second through holes. A power device is connected to the circuit layer. A resin encapsulant encloses the circuit layer and the power device. A housing is installed to each of the metal plates to form a sealing space for the resin encapsulant.Type: ApplicationFiled: August 31, 2009Publication date: January 20, 2011Inventors: Shan GAO, Seog Moon Choi, Tae Hyun Kim, Ju Pyo Hong, Bum Sik Jang, Ji Hyun Park
-
Publication number: 20100308473Abstract: A method of fabricating an electrically conductive mechanical interconnection element (12) comprises: a first stage of electrochemically depositing a structure comprising a plurality of metal wires (2a) of sub-micrometric diameter projecting from the likewise metallic surface of a substrate (2); and a second stage of controlled partial dissolution of said wires to reduce their diameter. A method of making a mechanical and/or electrical interconnection, the method comprising the steps consisting in: fabricating two interconnection elements by a method as described above; and placing said interconnection elements face to face and pressing one against the other so as to cause the nanometric wires projecting from the surfaces of said elements to interpenetrate and tangle together. A three-dimensional electronic device comprising a stack of microelectronic chips mechanically and electrically connected to one another by such interconnection elements.Type: ApplicationFiled: October 24, 2008Publication date: December 9, 2010Applicants: CENTRE NAT DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE PAUL SABATIERInventors: Patrice Simon, Pierre-Louis Taberna, Thierry Lebey, Jean Pascal Cambronne, Vincent Bley, Quoc Hung Luan, Jean Marie Tarascon
-
Patent number: 7834448Abstract: A semiconductor power module includes one or more power semiconductor power devices sandwiched between a fluid conducting base and a fluid conducting cover joined to the base. Fluid coolant entering the base diverges into a first flow path through the base and a second parallel flow path through the cover, and then converges and discharges through an outlet. The semiconductor devices have upper and lower active areas that are thermally coupled to inboard faces of the cover and base for low double-sided thermal resistance, and the devices are electrically accessed through a set of terminals formed on the base. Multiple sets of semiconductor power devices are double-side cooled by joining multiple fluid conducting covers to the base such that the coolant successively diverges and then re-converges at the locations where each cover is joined to the base. Preferably, the flow paths in both the base and cover include integral features for enhancing the surface area in contact with the coolant.Type: GrantFiled: September 5, 2007Date of Patent: November 16, 2010Assignee: Delphi Technologies, Inc.Inventor: Erich W. Gerbsch
-
Publication number: 20100187682Abstract: An electronic package (200) comprises a substrate (201), a first carrier layer arrangement (211) adapted to dissipate heat from at least one chip (217) mounted thereon, and a heat exchanger (221) mounted on the first carrier layer arrangement. The first carrier layer arrangement comprises at least one internal microchannel (213), which is fluidically interconnected with the heat exchanger (221) though an inlet (215) and an outlet (219). The heat exchange further comprises a pump (223) controlling fluid flow through the microchannel (213). The package may further comprise a stack of carrier layer arrangements (211), each of which may have one or more chips (217) mounted thereon.Type: ApplicationFiled: September 21, 2007Publication date: July 29, 2010Inventors: Damaruganath Pinjala, Navas Khan Oratti Kalandar, Hengyun Zhang, Ebin Liao, Qingxin Zhang, Nagarajan Ranganathan, Vaidyanathan Kripesh
-
Patent number: 7763973Abstract: In an embodiment, an integrated heat sink for a microchip includes a substrate having a plurality of interconnected electronic devices formed in a plurality of layers. At least one heat sink element is interposed within the layers and includes a microchannel to provide a fluid flow path for heat transfer. Other embodiments include a method of making an integrated heat sink for a microchip.Type: GrantFiled: April 5, 2007Date of Patent: July 27, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Alex Bratkovski, Shih-Yuan Wang, Chandrakant Patel
-
Publication number: 20100172091Abstract: A cooling apparatus for semiconductor chips includes radiation fins formed on the opposite surface of metal base opposite to the surface of metal base, to which an insulator base board mounting semiconductor chips thereon, is disposed. The radiation fins, such as sheet-shaped fins having different lengths are arranged such that the surface area density of the fins becomes higher in the coolant flow direction, whereby the surface area density is the total surface area of radiation fins on a unit surface area of the metal base. As a result, the temperatures of semiconductor chips arranged along the coolant flow direction are closer to each other.Type: ApplicationFiled: November 27, 2009Publication date: July 8, 2010Applicant: FUJI ELECTRIC SYSTEMS CO., LTD.Inventor: Akira Nishiura
-
Patent number: 7732918Abstract: An enhanced heat transposer comprised is of a vapor chamber. The surface of the vapor chamber that holds the fluid comprises an array of carbon nanotubes (CNTs) that are grown in a way that enables the fluid to come into maximum contact with the CNTs. The fluid evaporates in the sealed vapor chamber when it is in touch with a hot surface. The vapor comes in contact with a hollow pin-fin structure that provides additional surface area for vapor cooling and heat transfer. The condensed vapor then drops back into the fluid container, and the cycle continues.Type: GrantFiled: May 15, 2007Date of Patent: June 8, 2010Assignee: Nanoconduction, Inc.Inventors: Carlos Dangelo, Jason Spitzer
-
Patent number: 7723845Abstract: The present invention is a MEMS-based two-phase LHP (loop heat pipe) and CPL (capillary pumped loop) using semiconductor grade silicon and microlithographic/anisotrophic etching techniques to achieve a planar configuration. The principal working material is silicon (and compatible borosilicate glass where necessary), particularly compatible with the cooling needs for electronic and computer chips and package cooling. The microloop heat pipes (?LHP™) utilize cutting edge microfabrication techniques. The device has no pump or moving parts, and is capable of moving heat at high power densities, using revolutionary coherent porous silicon (CPS) wicks. The CPS wicks minimize packaging thermal mismatch stress and improves strength-to-weight ratio. Also burst-through pressures can be controlled as the diameter of the coherent pores can be controlled on a sub-micron scale. The two phase planar operation provides extremely low specific thermal resistance (20-60 w/cm2).Type: GrantFiled: October 31, 2007Date of Patent: May 25, 2010Assignee: University of CincinnatiInventors: H. Thurman Henderson, Ahmed Shuja, Srinivas Parimi, Frank M. Gerner, Praveen Medis
-
Publication number: 20100117209Abstract: The present invention is directed to a method of packaging multiple semiconductor chips on a second semiconductor chips with a built-in efficient cooling means. One embodiment is to place two multiple chip stacks on opposing sides of a vapor chamber for transferring heat away from the semiconductor chips. Another embodiment is to construct a vapor chamber with a substrate such that at least one multiple chip stack is embedded inside the vapor chamber.Type: ApplicationFiled: February 28, 2007Publication date: May 13, 2010Inventors: Raschid J. Bezama, Minhua Lu, Lawrence S. Mok
-
Patent number: 7687901Abstract: Electrode plates acting as a heat sink are arranged to sandwich a power transistor and a diode. Electrode plates at their surfaces opposite cooling elements at a portion opposite power transistor and diode are formed to be smaller in thickness at a portion adjacent to power transistor and diode substantially at the center than at a periphery. Cooling elements are disposed geometrically along electrode plates to sandwich electrode plates.Type: GrantFiled: January 20, 2006Date of Patent: March 30, 2010Assignee: Toyota Jidosha Kabushiki KaishaInventor: Norifumi Furuta
-
Patent number: 7679184Abstract: A semiconductor device includes a substrate, a semiconductor chip flip-chip mounted on the substrate, a sealing resin layer sealing the surroundings of the semiconductor chip, and a heat sink bonded to the sealing resin layer through a TIM layer. In addition, a cooling medium is encapsulated in an enclosed space formed on the rear surface of the semiconductor chip.Type: GrantFiled: May 22, 2007Date of Patent: March 16, 2010Assignee: Sony Computer Entertainment Inc.Inventors: Hidetoshi Kusano, Kazuaki Yazawa
-
Patent number: 7671466Abstract: A semiconductor package with a heat dissipating device and a fabrication method of the semiconductor package are provided. A chip is mounted on a substrate. The heat dissipating device is mounted on the chip, and includes an accommodating room, and a first opening and a second opening that communicate with the accommodating room. An encapsulant is formed between the heat dissipating device and the substrate to encapsulate the chip. A cutting process is performed to remove a non-electrical part of structure and expose the first and second openings from the encapsulant. A cooling fluid is received in the accommodating room to absorb and dissipate heat produced by the chip. The heat dissipating device covers the encapsulant and the chip to provide a maximum heat transfer area for the semiconductor package.Type: GrantFiled: December 29, 2006Date of Patent: March 2, 2010Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Han-Ping Pu, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Patent number: 7656028Abstract: A package for a semiconductor chip or other heat producing device has a supporting substrate to which the devices mount and electrically connect. An enclosure is formed over the heat producing devices and filled with a working fluid including a chemical compound that reacts endothermically to absorb heat produced by the devices and releases the heat in a reverse reaction to the enclosure.Type: GrantFiled: February 21, 2006Date of Patent: February 2, 2010Assignee: Mayo Foundation for Medical Education and ResearchInventors: Wendy L. Wilkins, Barry K. Gilbert
-
Patent number: 7642644Abstract: A package for a semiconductor chip or other heat producing device has a supporting substrate to which the devices mount and electrically connect. An enclosure is formed over the heat producing devices and filled with a supercritical fluid that transports heat from the devices to a heat sink in thermal contact with the enclosure.Type: GrantFiled: November 30, 2005Date of Patent: January 5, 2010Assignee: Mayo Foundation for Medical Education and ResearchInventors: Wendy L. Wilkins, Barry K. Gilbert, Bruce R. Kline
-
Publication number: 20090294954Abstract: Three dimensional integrated circuits with microfluidic interconnects and methods of constructing same are provided. According to some embodiments, and microfluidic integrated circuit system can comprise a plurality of semiconductor die wafers each having a top and bottom exterior surface. The semiconductor die wafers can form a stack of die wafers. The die wafers can comprise one or more channels formed through the die wafers. The channels can extend generally between top and bottom exterior surfaces of the semiconductor die wafers. A plurality of micro-pipes can be disposed between adjacent semiconductor die wafers in the stack. The micro-pipes can enable the channels to be in fluid communication with each other. A barrier layer can be disposed within at least one of the channels and the micro-pipes. The barrier layer can be adapted to prevent a coolant flowing through the at least one of the channels and the micro-pipes from leeching into the channels and micro-pipes.Type: ApplicationFiled: May 28, 2008Publication date: December 3, 2009Applicant: Georgia Tech Research CorporationInventors: Muhannad S. Bakir, Deepak Sekar, Bing Dang, Calvin King, JR., James D. Meindl
-
Patent number: 7626260Abstract: Provided is a semiconductor device having a cooling path on its bottom surface. The stack-type semiconductor device having a cooling path comprises a stack-type semiconductor chip comprising a first semiconductor chip and a second semiconductor chip. The first semiconductor chip comprises a first surface in which a circuit unit is formed and a second surface in which a first cooling path is formed, and the second semiconductor chip comprises a first surface in which a circuit unit is formed and a second surface in which a second cooling path is formed. The second surface of the first semiconductor chip and the second surface of the second semiconductor chip are bonded to each other, and a third cooling path is formed in the middle of the stack-type semiconductor chip using the first and second cooling paths. Warpage of the stack-type semiconductor device is suppressed and heat is easily dissipated.Type: GrantFiled: May 21, 2007Date of Patent: December 1, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Soo Chung, Cha-Jea Jo, Dong-Ho Lee, Seong-Deok Hwang
-
Patent number: 7612447Abstract: A semiconductor device is provided, and includes a wafer having first and second opposed metallized major faces and a transistor bonded to the first metallized face of the wafer. The transistor includes a first surface, and the first surface defines a first area. The device further includes a first metal layer bonded to the first surface of the transistor. The first metal layer has a first surface that defines a second area larger than the first area of the transistor. The device further includes a ceramic layer bonded to the first surface of the first metal layer.Type: GrantFiled: June 6, 2007Date of Patent: November 3, 2009Assignee: GM Global Technology Operations, Inc.Inventors: Terence G. Ward, Edward P. Yankoski
-
Patent number: 7592697Abstract: A microelectronic package comprises a chip stack (110) that includes a substrate (111), a first die (112) over the substrate and a second die (113) over the first die, a first underfill layer (114) between the substrate and the first die, and a second underfill layer (115) between the first die and the second die. The microelectronic package further comprises a fluidic microchannel system (120) in the chip stack, and the fluidic microchannel system comprises a fluid inlet (121) and a fluid outlet (122) connected to each other by a fluidic passage (123).Type: GrantFiled: August 27, 2007Date of Patent: September 22, 2009Assignee: Intel CorporationInventors: Leonel R. Arana, Michael W. Newman, Je-Young Chang
-
Patent number: 7586189Abstract: A circuit board mounting electronic components including a heat generating element is accommodated in a casing. A heat dissipation member is disposed between the heat generating element and an inner surface of the casing. The heat dissipation member is thermally bonded to the heat generating element and to the casing. The heat dissipation member is a polymeric material having fluidity. A film for preventing a shifting of the heat dissipation member is disposed between the heat dissipation member and the casing. And, the film is chemically or electrically bonded to the heat dissipation member and to the casing.Type: GrantFiled: August 26, 2005Date of Patent: September 8, 2009Assignee: Denso CorporationInventors: Satoshi Yamauchi, Akihiro Mizutani
-
Patent number: 7586126Abstract: A light emitting diode (LED) lighting module with an improved heat dissipative structure comprises a plurality of the LEDs and a heat pipe apparatus on which at least a circuit layer is provided. The circuit layer is directly formed on an electrical insulation layer with superior heat conductivity on a surface of the heat pipe apparatus. The LEDs are electrically connected to the circuit layer. Furthermore, the heat pipe apparatus can be a flat heat pipe or the combination of plate-shaped heat pipes, heat sinks and a fan. Because the LEDs are directly mounted on the surface of the heat pipe apparatus, the heat generated by the lighting LEDs is effectively delivered to the atmosphere due to the reaction of latent heat phase transformation in the heat pipe apparatus. Moreover, the heat is delivered to the heat sinks at far sides for heat exchange so that improved heat dissipation and a space saving result are achieved.Type: GrantFiled: September 12, 2006Date of Patent: September 8, 2009Assignee: Industrial Technology Research InstituteInventors: Shu Jung Yang, Ran Min Tain
-
Publication number: 20090146294Abstract: Embodiments of an apparatus are described. This apparatus includes a semiconductor-die layer mechanically coupled to a semiconductor die, and a heat-removal-device layer mechanically coupled to a heat-removal device. Moreover, a thermal-interface material is included between the semiconductor die and the heat-removal device, where the thermal-interface material is mechanically coupled to a region of the semiconductor-die layer and to a region of the heat-removal-device layer. Additionally, a boundary material is mechanically coupled to the semiconductor-die layer and the heat-removal-device layer, where the thermal-interface material is contained in a cavity defined, at least in part, by the semiconductor-die layer, the boundary material, and the heat-removal-device layer.Type: ApplicationFiled: December 11, 2007Publication date: June 11, 2009Applicant: APPLE INC.Inventors: Michael D. Hillman, Gregory L. Tice, Oscar Woo, Richard Lidio Blanco, JR., Ronald J. Smith, Sean A. Bailey, Anwyl M. McDonald, Clayton R. Anderson, Yves C. Martin, Theodore G. Van Kessel
-
Patent number: 7528483Abstract: A cooling system for a semiconductor substrate includes a plurality of trenches formed from a backside of the semiconductor substrate, and thermally conductive material deposited in the plurality of trenches. A method of forming cooling elements in a semiconductor substrate, includes coating a backside of the semiconductor substrate with a first mask layer, forming a plurality of trench patterns in the first mask layer, etching the semiconductor substrate to form a plurality of trenches along the plurality of trench patterns, and depositing thermally conductive material in the plurality of trenches. Trenches constructed from the backside of a wafer improve efficiency of heat transfer from a front-side to the backside of an integrated-circuit chip. The fabrication of trenches from the backside of the wafer allows for increases in the depth and number of trenches, and provides a means to attach passive and active cooling devices directly to the backside of a wafer.Type: GrantFiled: November 9, 2006Date of Patent: May 5, 2009Assignee: International Business Machines CorporationInventors: Howard Hao Chen, Louis L. Hsu, Joseph F. Shepard, Jr.
-
Publication number: 20090108439Abstract: An encapsulated microelectronic package includes a fluid conducting cooling tube directly coupled to one or more semiconductor chips, with the encapsulant being molded over the semiconductor chips and portions of the cooling tube in proximity to the semiconductor chips. The encapsulant immobilizes the cooling tube with respect to the semiconductor chips, and the cooling tube and encapsulant are designed to minimize differences in their coefficients of thermal expansion relative to the semiconductor chips.Type: ApplicationFiled: December 17, 2008Publication date: April 30, 2009Inventors: Scott D. Brandenburg, Suresh K. Chengalva, Thomas A. Degenkolb
-
Publication number: 20090108435Abstract: An assembly includes a chip including an integrated circuit, a casing including an integrated circuit and having an upper portion formed on a side of the chip and lower portion formed on another side of the chip, plural through-wafer vias (TWVs) for electrically connecting the integrated circuit of the chip and the integrated circuit of the casing, and a card connected to the casing for electrically connecting the casing to a system board.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Inventors: Kerry Bernstein, Thomas Brunschwiler, Bruno Michel
-
Publication number: 20090057879Abstract: A structure and method for thermal management of integrated circuits. The structure for thermal management of integrated circuits includes first and second substrates bonded together, at least one of the first and second substrates including at least one circuit element, an entrance through-hole having a length extending through a thickness of at least one of the first substrate and the second substrate, an exit through-hole having a length extending through a thickness of at least one of the first substrate and the second substrate, a bonding element forming a seal between the first and second substrates and forming a space between the first and second substrate, and a coolant channel formed in the space between the first and second substrates such that a fluid entering the entrance through-hole transits the coolant channel and the exit through-hole to provide cooling to the circuit element.Type: ApplicationFiled: August 28, 2007Publication date: March 5, 2009Applicant: Reseach Triangle InstituteInventors: Philip GARROU, Charles Kenneth WILLIAMS, Christopher A. BOWER
-
Patent number: 7492042Abstract: A method and device for cooling an integrated circuit is provided. A method and device using a gas to cool circuit structures such as a number of air bridge structures is provided. A method and device using a boiling liquid to cool circuit structures is provided. Further provided is a method of controlling chip temperature. This allows circuit and device designers an opportunity to design more efficient structures. Some properties that exhibit less variation when temperature ranges are controlled include electromigration, conductivity, operating speed, and reliability.Type: GrantFiled: October 25, 2007Date of Patent: February 17, 2009Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Leonard Forbes, Kie Y. Ahn, Joseph E. Geusic, Arup Bhattacharyya, Alan R. Reinberg
-
Patent number: 7485957Abstract: An encapsulated microelectronic package includes a fluid conducting cooling tube directly coupled to one or more semiconductor chips, with the encapsulant being molded over the semiconductor chips and portions of the cooling tube in proximity to the semiconductor chips. The encapsulant immobilizes the cooling tube with respect to the semiconductor chips, and the cooling tube and encapsulant are designed to minimize differences in their coefficients of thermal expansion relative to the semiconductor chips.Type: GrantFiled: January 17, 2007Date of Patent: February 3, 2009Assignee: Delphi Technologies, Inc.Inventors: Scott D. Brandenburg, Suresh K. Chengalva, Thomas A. Degenkolb
-
Publication number: 20080315403Abstract: Apparatus and methods are provided for integrating microchannel cooling modules within high-density electronic modules (e.g., chip packages, system-on-a-package modules, etc.,) comprising multiple high-performance IC chips. Electronic modules are designed such that high-performance (high power) IC chips are disposed in close proximity to the integrated cooling module (or cooling plate) for effective heat extraction. Moreover, electronic modules which comprise large surface area silicon carriers with multiple chips face mounted thereon are designed such that integrated silicon cooling modules are rigidly bonded to the back surfaces of such chips to increase the structural integrity of the silicon carriers.Type: ApplicationFiled: June 6, 2008Publication date: December 25, 2008Inventors: Paul S. Andry, Evan G. Colgan, Lawrence S. Mok, Chirag S. Patel, David E. Seeger