Encapsulations, E.g., Encapsulating Layers, Coatings, E.g., For Protection (epo) Patents (Class 257/E23.116)
-
Patent number: 8946886Abstract: An electronic component package includes a substrate having a first surface, an electronic component mounted to the substrate, traces on the first surface, a terminal on the first surface, and a solder mask on the first surface. The solder mask includes a solder mask opening exposing the terminal. An electrically conductive coating and/or conductive coating feature is formed on the solder mask and extends into the solder mask opening to contact and be electrically connected to the terminal. The conductive coating may be grounded to shield the electronic component from electromagnetic interference (EMI). Further, the conductive coating provides a ground plane for the traces facilitating impedance matching of signals on the traces. In addition, the conductive coating has a high thermal conductivity thus enhancing heat dissipation from the electronic component.Type: GrantFiled: May 13, 2010Date of Patent: February 3, 2015Inventors: Ruben Fuentes, August Joseph Miller, Jr.
-
Patent number: 8916423Abstract: A method of manufacturing a semiconductor device includes: forming a first electrode on a first semiconductor substrate; coating the semiconductor substrate with an insulating material having a first viscosity at a first temperature, having a second viscosity lower than the first viscosity at a second temperature higher than the first temperature, and having a third viscosity higher than the second viscosity at a third temperature higher than the second temperature; and forming a first insulating film by curing the insulating material. In this method, the forming the first insulating film includes: bringing the insulating material to the second viscosity by heating the insulating material under a first condition; and bringing the insulating material to the third viscosity by heating the insulating material under a second condition. The first condition and the second condition are different in their temperature rising rate.Type: GrantFiled: March 8, 2013Date of Patent: December 23, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Tamotsu Owada, Hikaru Ohira, Hirosato Ochimizu
-
Patent number: 8907437Abstract: A current sensor packaged in an integrated circuit package to include a magnetic field sensing circuit, a current conductor and an insulator that meets the safety isolation requirements for reinforced insulation under the UL 60950-1 Standard is presented. The insulator is provided as an insulation structure having at least two layers of thin sheet material. The insulation structure is dimensioned so that plastic material forming a molded plastic body of the package provides a reinforced insulation. According to one embodiment, the insulation structure has two layers of insulating tape. Each insulating tape layer includes a polyimide film and adhesive. The insulation structure and the molded plastic body can be constructed to achieve at least a 500 VRMS working voltage rating.Type: GrantFiled: July 22, 2011Date of Patent: December 9, 2014Assignee: Allegro Microsystems, LLCInventors: Shaun D. Milano, Weihua Chen
-
Patent number: 8896135Abstract: Disclosed is an encapsulation film. An inorganic oxide film is formed on an organic sealing layer by an atomic layer deposition (ALD) to form the encapsulation film, wherein the organic sealing layer is a polymer containing hydrophilic groups. The organic sealing layer and the inorganic oxide layer have covalent bondings therebetween. The encapsulation film can solve the moisture absorption problem of conventional organic sealing layers, thereby being suitable for use as a package of optoelectronic devices.Type: GrantFiled: January 4, 2011Date of Patent: November 25, 2014Assignee: Industrial Technology Research InstituteInventors: Ching-Chiun Wang, Kang-Feng Lee, Feng-Yu Tsai, Ming Horn Zheng, Chih-Yung Huang, Shih-Chin Lin, Jen-Rong Huang
-
Patent number: 8890316Abstract: A method and structures are provided for implementing decoupling capacitors within a DRAM TSV stack. A DRAM is formed with a plurality of TSVs extending completely through the substrate and filled with a conducting material. A layer of glass is grown on both the top and bottom of the DRAM providing an insulator. A layer of metal is grown on each glass layer providing a conductor. The metal and glass layers are etched through to TSVs with a gap provided around the perimeter of via pads. A respective solder ball is formed on the TSVs to connect to another DRAM chip in the DRAM TSV stack. The metal layers are connected to at least one TSV by one respective solder ball and are connected to a voltage source and a dielectric is inserted between the metal layers in the DRAM TSV stack to complete the decoupling capacitor.Type: GrantFiled: January 8, 2014Date of Patent: November 18, 2014Assignee: International Business Machines CorporationInventors: Joab D. Henderson, Kyu-hyoun Kim, Warren E. Maule, Kenneth L. Wright
-
Patent number: 8872357Abstract: An anisotropic conductive film composition for bonding a semiconductor device, the composition including: a binder system including a urethane resin having a glass transition temperature of about 100° C. or higher, a radical polymerizable compound, an organic peroxide, and conductive particles.Type: GrantFiled: November 7, 2012Date of Patent: October 28, 2014Assignee: Cheil Industries, Inc.Inventor: Do Hyun Park
-
Patent number: 8852999Abstract: A system-in-a-package based flash memory card including an integrated circuit package occupying a small overall area within the card and cut to conform to the shape of a lid for the card. An integrated circuit may be cut from a panel into a shape that fits within and conforms to the shape of lids for a finished memory card, such as for example an SD Card. The integrated circuit package may be a system-in-a-package, a multi-chip module, or other arrangement where a complete electronic system is formed in a single package.Type: GrantFiled: September 19, 2011Date of Patent: October 7, 2014Assignee: SanDisk Technologies Inc.Inventors: Hem Takiar, Robert C. Miller, Warren Middlekauff, Michael W. Patterson, Shrikar Bhagath
-
Patent number: 8846456Abstract: A substrate which has at least one component, such as a semiconductor chip, arranged on it is manufactured from a film made of plastic material laminated onto a surface of the substrate and of the at least one component, where the surface has at least one contact area. First, the film to be laminated onto the surface of the substrate and the at least one component, or a film composite including the film, is arranged in a chamber such that the chamber is split by the film or film composite into a first chamber section and a second chamber section, which is isolated from the first chamber section so as to be gastight. A higher atmospheric pressure is provided or produced in the first chamber section than in the second chamber section; and contact is made between the surface of the substrate arranged in the second chamber section and the at least one component and the film or the film composite, which contact brings about the lamination of the film onto the surface.Type: GrantFiled: August 29, 2007Date of Patent: September 30, 2014Assignee: Siemens AktiengesellschaftInventor: Karl Weidner
-
Patent number: 8847372Abstract: An exposed die overmolded flip chip package includes a substrate. A die is flip chip mounted to an upper surface of the substrate. The package further includes a mold cap filling a space between an active surface of the die and the upper surface of the substrate. The mold cap includes a principal surface, sidewalls extending from the upper surface of the substrate to the principal surface, an annular surface coplanar with the inactive surface of the die and extending outward from a peripheral edge of the inactive surface of the die, and protruding surfaces extending between the principal surface and the annular surface. The mold cap does not cover the inactive surface of the die such that heat transfer from the die to the ambient environment is maximized and the package thickness is minimized.Type: GrantFiled: August 21, 2013Date of Patent: September 30, 2014Inventors: Robert Francis Darveaux, Michael Barrow, Miguel Angel Jimarez, Jae Dong Kim, Dae Keun Park, Ki Wook Lee, Ju Hoon Yoon
-
Patent number: 8841782Abstract: An integrated circuit package system includes: providing a substrate; forming a conductive layer over the substrate; forming a mold gate layer having an organic material without polymerization over the conductive layer; and attaching an integrated circuit over the substrate adjacent the mold gate layer.Type: GrantFiled: August 14, 2008Date of Patent: September 23, 2014Assignee: STATS ChipPAC Ltd.Inventors: DaeWook Yang, Youngcheol Kim, Tae Keun Lee
-
Patent number: 8791561Abstract: A support substrate includes a first surface and a second surface located above the level of the first surface. Chips are mounted on the first surface. A first insulating film is disposed over each chip. First conductive plugs are connected to the chip extending through each first insulating film. Filler material made of resin filling a space between chips. Wirings are disposed over the first insulating film and the filler material for interconnecting different chips. The second surface, an upper surface of the first insulating film and an upper surface of the filler material are located at the same level.Type: GrantFiled: February 11, 2013Date of Patent: July 29, 2014Assignees: Fujitsu Limited, Shinko Electric Industries Co., Ltd.Inventors: Sadahiro Kishii, Tsuyoshi Kanki, Yoshihiro Nakata, Yasushi Kobayashi, Masato Tanaka, Akio Rokugawa
-
Patent number: 8786059Abstract: A structure and method for producing the same is disclosed. The structure includes an organic passivation layer with solids suspended therein. Preferential etch to remove a portion of the organic material and expose portions of such solids creates enhanced surface roughness, which provides a significant advantage with respect to adhesion of that passivation layer to the packaging underfill material.Type: GrantFiled: May 10, 2012Date of Patent: July 22, 2014Assignee: International Business Machines CorporationInventors: Alexandre Blander, Jon A Casey, Timothy H Daubenspeck, Ian D Melville, Jennifer V Muncy, Marie-Claude Paquet
-
Patent number: 8786102Abstract: A semiconductor device includes a first wiring board, a second semiconductor chip, and a second seal. The first wiring board includes a first substrate, a first semiconductor chip, and a first seal. The first semiconductor chip is disposed on the first substrate. The first seal is disposed on the first substrate. The first seal surrounds the first semiconductor chip. The first seal has the same thickness as the first semiconductor chip. The second semiconductor chip is stacked over the first semiconductor chip. The first semiconductor chip is between the second semiconductor chip and the first substrate. The second semiconductor chip is greater in size in plan view than the first semiconductor chip. The second seal seals at least a first gap between the first semiconductor chip and the second semiconductor chip.Type: GrantFiled: October 10, 2013Date of Patent: July 22, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Masanori Yoshida, Fumitomo Watanabe
-
Patent number: 8766416Abstract: A semiconductor package includes a substrate having opposite first and second surfaces and a ground layer therein. Further, the second surface has at least a recessed portion for exposing portions of the ground layer. The semiconductor package further includes a semiconductor chip disposed on the first surface of the substrate; an encapsulant formed on the first surface of the substrate for encapsulating the semiconductor chip; and a metal layer covering the encapsulant and the substrate and extending to the recessed portion for electrically connecting the ground layer. As such, the space for circuit layout is increased and the circuit layout flexibility is improved.Type: GrantFiled: April 27, 2012Date of Patent: July 1, 2014Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Tsung-Hsien Hsu, Hao-Ju Fang, Hsin-Lung Chung
-
Patent number: 8749031Abstract: According to one embodiment, a semiconductor device includes a semiconductor device body and an insulating adhesive layer. The semiconductor device body is formed with a square plate shape and has an element portion provided on a first major surface. The insulating adhesive layer is provided to cover a second major surface of the semiconductor device body and one or two of four side faces of the semiconductor device body.Type: GrantFiled: March 18, 2011Date of Patent: June 10, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Ryoji Matsushima
-
Patent number: 8749055Abstract: An electronic device includes: a substrate having first and second surfaces, wherein the first surface is opposite to the second surface; a first electronic element mounted on the first surface of the substrate; a second electronic element mounted on the second surface of the substrate; and a resin mold sealing the first electronic element and the first surface of the substrate. The resin mold further seals the second electronic element on the second surface of the substrate. The second surface of the substrate has a portion, which is exposed from the resin mold. The second electronic element is not disposed on the portion of the second surface.Type: GrantFiled: April 18, 2012Date of Patent: June 10, 2014Assignee: DENSO CORPORATIONInventors: Tetsuto Yamagishi, Tohru Nomura, Norihisa Imaizumi, Yasutomi Asai
-
Patent number: 8749074Abstract: Embodiments include but are not limited to apparatuses and systems including semiconductor packages, e.g. memory packages, having an interposer including at least one topological feature, such as a depression in a surface of the interposer, a die coupled to the surface of the interposer, and an encapsulant material formed over the die and the interposer, and disposed in the at least one depression to resist movement of the encapsulant material relative to the interposer. Other embodiments may be described and claimed.Type: GrantFiled: November 30, 2009Date of Patent: June 10, 2014Assignee: Micron Technology, Inc.Inventors: Steven Eskildsen, Aravind Ramamoorthy
-
Patent number: 8749075Abstract: An integrated circuit is provided. The integrated circuit includes: a chip and encapsulation material covering at least three sides of the chip, the encapsulation material being formed from adhesive material. The integrated circuit includes a carrier adhered to the chip by means of the encapsulation material.Type: GrantFiled: September 4, 2012Date of Patent: June 10, 2014Assignee: Infineon Technologies AGInventors: Joachim Mahler, Lukas Ossowski, Khalil Hosseini, Ivan Nikitin
-
Patent number: 8749056Abstract: A module and a method for manufacturing a module are disclosed. An embodiment of a module includes a first semiconductor device, a frame arranged on the first semiconductor device, the frame including a cavity, and a second semiconductor device arranged on the frame wherein the second semiconductor device seals the cavity.Type: GrantFiled: May 26, 2011Date of Patent: June 10, 2014Assignee: Infineon Technologies AGInventors: Daniel Kehrer, Stefan Martens, Tze Yang Hin, Helmut Wietschorke, Horst Theuss, Beng Keh See, Ulrich Krumbein
-
Patent number: 8729693Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a first device having a first exposed side and a first inward side; connecting a second device having a second exposed side and a second inward side facing the first inward side to the first device, the second device having planar dimensions less than planar dimensions of the first device; connecting a system connector to a perimeter of the first inward side, the system connector having an exposed leg partially vertical and an exposed foot partially horizontal; and applying an encapsulant exposing the first exposed side, the second exposed side, the exposed leg, and the exposed foot, the exposed leg offset from the encapsulant, the exposed foot on an end of the system connector opposite the first device.Type: GrantFiled: September 23, 2009Date of Patent: May 20, 2014Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Arnel Senosa Trasporto, Lionel Chien Hui Tay, Henry Descalzo Bathan
-
Publication number: 20140124916Abstract: Presented herein are a package-on-package device having a molded underfill and a method for forming the same, the method comprising applying a package mount mounting a die to the first side of a carrier package. A molded underfill may be applied first side of the carrier package, and be in contact with a portion of the package mount a portion of a sidewall of the die. A top package having at least one land may be mounted to the first side of the carrier package above the die, and, optionally separated from the top of the die. The package mount may be coined prior to, during or after applying the molded underfill to optionally be level with the underfill surface. The underfill region contacting the package mount may be below or above the surface of the underfill region contacting the die sidewall.Type: ApplicationFiled: November 2, 2012Publication date: May 8, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Chien-Hsun Lee, Jung Wei Cheng, Tsung-Ding Wang, Ming-Da Cheng, Yung Ching Chen
-
Patent number: 8716875Abstract: A semiconductor package includes a substrate having a first surface, a second surface that is opposite to the first surface, and an opening formed between the first surface of the substrate and the second surface of the substrate. One or more bonding wires electrically couple a first surface of a semiconductor die included in the semiconductor package to the first surface of the substrate through an opening of the substrate. A first electrically insulative structure is disposed to substantially fill an area between the first surface of the semiconductor die, the second surface of the substrate, and one or more interconnect bumps that electrically couple the semiconductor die to the substrate. The first electrically insulative structure substantially encapsulates the one or more bonding wires and substantially fills the opening of the substrate.Type: GrantFiled: January 18, 2013Date of Patent: May 6, 2014Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 8697567Abstract: A method and structures are provided for implementing decoupling capacitors within a DRAM TSV stack. A DRAM is formed with a plurality of TSVs extending completely through the substrate and filled with a conducting material. A layer of glass is grown on both the top and bottom of the DRAM providing an insulator. A layer of metal is grown on each glass layer providing a conductor. The metal and glass layers are etched through to TSVs with a gap provided around the perimeter of via pads. A respective solder ball is formed on the TSVs to connect to another DRAM chip in the DRAM TSV stack. The metal layers are connected to at least one TSV by one respective solder ball and are connected to a voltage source and a dielectric is inserted between the metal layers in the DRAM TSV stack to complete the decoupling capacitor.Type: GrantFiled: May 22, 2012Date of Patent: April 15, 2014Assignee: International Business Machines CorporationInventors: Joab D. Henderson, Kyu-hyoun Kim, Warren E. Maule, Kenneth L. Wright
-
Publication number: 20140091454Abstract: A semiconductor device includes a semiconductor die. An encapsulant is formed around the semiconductor die. A build-up interconnect structure is formed over a first surface of the semiconductor die and encapsulant. A first supporting layer is formed over a second surface of the semiconductor die as a supporting substrate or silicon wafer disposed opposite the build-up interconnect structure. A second supporting layer is formed over the first supporting layer an includes a fiber enhanced polymer composite material comprising a footprint including an area greater than or equal to an area of a footprint of the semiconductor die. The semiconductor die comprises a thickness less than 450 micrometers (?m). The thickness of the semiconductor die is at least 1 ?m less than a difference between a total thickness of the semiconductor device and a thickness of the build-up interconnect structure and the second supporting layer.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Kang Chen, Yu Gu
-
Publication number: 20140061932Abstract: A package-on-package (“PoP”) structure and a method of forming are provided. The PoP structure may be formed by forming a first set of electrical connections on a first substrate. A first material may be applied to the first set of electrical connections. A second substrate may be provided having a second set of electrical connections formed thereon. The first set of electrical connections of the first substrate having the epoxy flux applied may be contacted to the second electrical connections of the second substrate. A reflow process may be performed to electrically connect the first substrate to the second substrate. The epoxy flux applied to the first electrical connections of the first substrate may prohibit electrical bridges or shorts from forming during the reflow process.Type: ApplicationFiled: September 5, 2012Publication date: March 6, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Tse Chen, Yi-Da Tsai, Xi-Hong Chen, Tao-Hua Lee, Wei-Yu Chen, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 8659129Abstract: A semiconductor device in accordance with an embodiment comprises a semiconductor chip; a die pad having a chip mount surface for mounting the semiconductor chip; first leads electrically connected to the semiconductor chip; a thermosetting resin part for securing end parts of the first leads to the die pad; and a thermoplastic resin part for sealing the semiconductor chip, the die pad, and the thermosetting resin part.Type: GrantFiled: March 14, 2012Date of Patent: February 25, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventor: Jiro Shinkai
-
Patent number: 8648479Abstract: According to the present invention, an epoxy resin composition for semiconductor encapsulant including (A) an epoxy resin, (B) a curing agent, (C) an inorganic filler, and (D) a compound in which a copolymer of a 1-alkene having 5 to 80 carbon atoms and maleic anhydride is esterified with an alcohol having 5 to 25 carbon atoms in the presence of a compound represented by General Formula (1), wherein R1 in General Formula (1) is selected from the group consisting of an alkyl group having 1 to 5 carbon atoms, a halogenated alkyl group having 1 to 5 carbon atoms, and an aromatic group having 6 to 10 carbon atoms is provided.Type: GrantFiled: May 25, 2011Date of Patent: February 11, 2014Assignee: Sumitomo Bakelite Co., Ltd.Inventor: Jun-ichi Tabei
-
Publication number: 20140035154Abstract: A chip package is provided, the chip package including: a chip including at least one contact pad formed on a chip front side; an encapsulation material at least partially surrounding the chip and covering the at least one contact pad; and at least one electrical interconnect formed through the encapsulation material, wherein the at least one electrical interconnect is configured to electrically redirect the at least one contact pad from a chip package first side at the chip front side to at least one solder structure formed over a chip package second side at a chip back side.Type: ApplicationFiled: August 2, 2012Publication date: February 6, 2014Applicant: Infineon Technologies AGInventors: Ottmar Geitner, Walter Hartner, Maciej Wojnowski, Ulrich Wachter, Michael Bauer, Andreas Stueckjuergen
-
Patent number: 8643199Abstract: Dendrimer/hyperbranched materials are combined with polyimide to form a low CTE material for use as a dielectric substrate layer or an underfill. In the alternative, ruthenium carbene complexes are used to catalyze ROMP cross-linking reactions in polyimides to produce a class of cross-linkable, thermal and mechanical stable material for use as a dielectric substrate or underfill. In another alternative, dendrimers/hyperbranched materials are synthesized by different methods to produce low viscosity, high Tg, fast curing, mechanically and chemically stable materials for imprinting applications.Type: GrantFiled: January 28, 2009Date of Patent: February 4, 2014Assignee: Intel CorporationInventors: Stephen E. Lehman, Jr., James C. Matayabas, Jr., Saikumar Jayaraman
-
Patent number: 8637980Abstract: An assembly includes an integrated circuit die coupled to another component of the assembly with an alkali silicate glass material. The alkali silicate material may include particles for modifying the thermal, mechanical, and/or electrical characteristics of the material.Type: GrantFiled: December 18, 2007Date of Patent: January 28, 2014Assignee: Rockwell Collins, Inc.Inventors: Nathan P. Lower, Alan P. Boone, Ross K. Wilcoxon
-
Publication number: 20140021638Abstract: A embedded integrated circuit package is provided, the embedded integrated circuit package including: at least one chip arranged over a chip carrier, the at least one chip including a plurality of chip contact pads; encapsulation material formed over the chip carrier and at least partially surrounding the at least one chip; a plurality of electrical interconnects formed through the encapsulation material, wherein each electrical interconnect is electrically connected to a chip contact pad; and a structure formed between the electrical interconnects of the embedded integrated circuit package, wherein the structure increases the creepage resistance between the electrical interconnects.Type: ApplicationFiled: July 18, 2012Publication date: January 23, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Joachim Mahler, Edward Fuergut, Khalil Hosseini, Georg Meyer-Berg
-
Patent number: 8618645Abstract: A package process is provided. An adhesive layer is disposed on a carrier board and then plural first semiconductor devices are disposed on the adhesive layer. A first molding compound formed on the carrier board covers the sidewalls of the first semiconductor devices and fills the gaps between the first semiconductor devices so as to form a chip array board constructed by the first semiconductor devices and the first molding compound. Next, plural second semiconductor devices are flip-chip bonded to the first semiconductor devices respectively. Then, a second molding compound formed on the chip array board at least covers the sidewalls of the second semiconductor devices and fills the gaps between the second semiconductor devices. Subsequently, the chip array board is separated from the adhesive layer. Then, the first and the second molding compound are cut along the gaps between the second semiconductor devices.Type: GrantFiled: February 24, 2010Date of Patent: December 31, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Chih Shen, Jen-Chuan Chen, Tommy Pan
-
Publication number: 20130341807Abstract: A semiconductor package structure includes a package substrate having a first surface, a second surface opposite to the first surface, and a sidewall surface between the first surface and the second surface. A semiconductor device is mounted on the first surface. A mold cap encapsulates the semiconductor device. The mold cap includes a vertical extension portion covering the sidewall surface and a horizontal extension portion covering a periphery of a solder ball implanting region on the second surface.Type: ApplicationFiled: June 25, 2012Publication date: December 26, 2013Inventor: Po-Chun Lin
-
Publication number: 20130334714Abstract: A method of manufacture of an integrated circuit packaging system includes providing a substrate; connecting an integrated circuit die; forming a molding having a temperature-dependent characteristic directly on the top surface of the substrate; and forming a coupling encapsulation having a coupled characteristic different from the temperature-dependent characteristic directly on the molding forms an encapsulation boundary between the coupling encapsulation and the molding.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Inventors: YiSu Park, KyungHoon Lee, JoungIn Yang, SangMi Park, DaeSik Choi
-
Patent number: 8610266Abstract: A semiconductor device (5) for radio frequency applications has a semiconductor chip (1) with an integrated circuit accommodated in a radio frequency package. Inside bumps (2) comprise inside contacts between the semiconductor chip (1) and a redistribution substrate (3). The inside bumps (2) have a metallic or plastic core (6) and a coating layer (7) of a noble metal.Type: GrantFiled: September 5, 2006Date of Patent: December 17, 2013Assignee: Infineon Technologies AGInventors: Kai Chong Chan, Gerald Ofner
-
Publication number: 20130328220Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; forming an integrated circuit device having a shaped side; mounting the integrated circuit device on the substrate; forming an encapsulation on the substrate and the integrate circuit device with the shaped side partially exposed from the encapsulation.Type: ApplicationFiled: June 12, 2012Publication date: December 12, 2013Inventors: KyungHoon Lee, JoungIn Yang, SangMi Park, YiSu Park, DaeSik Choi
-
Publication number: 20130320572Abstract: A device includes a first package component, and a second package component underlying, and bonded to, the first package component. A molding material is disposed under the first package component and molded to the first and the second package components, wherein the molding material and the first package component form an interface. An isolation region includes a first edge, wherein the first edge of the isolation region contacts a first edge of the first package component and a first edge of the molding material. The isolation has a bottom lower than the interface.Type: ApplicationFiled: May 31, 2012Publication date: December 5, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Horng Chang, Tin-Hao Kuo, Tsung-Fu Tsai, Min-Feng Ku
-
Patent number: 8599539Abstract: Provided is a ceramic chip assembly configured to economically and reliably insulate an exposed portion of a metal lead wire from an environmental change. The ceramic chip assembly includes a ceramic base having electrical characteristics, a pair of external electrodes that are disposed on a pair of surfaces of the ceramic base, respectively, the surfaces of the ceramic base being opposed to each other, a pair of metal lead wires as single cores having first ends that are electrically and mechanically connected to the external electrodes, respectively, by an electrical conductive adhesive member, an insulation sealant sealing the ceramic base, the external electrodes, and the first ends of the metal lead wires to expose second ends of the metal lead wires, and an insulation polymer coating layer continuously formed on both the insulation sealant and portions of the metal lead wires exposed out of the insulation sealant.Type: GrantFiled: July 29, 2011Date of Patent: December 3, 2013Assignees: Joinset Co., Ltd.Inventors: Sun-Ki Kim, Seong-Jin Lee, Ki-Han Park
-
Patent number: 8592998Abstract: Anchor designs for thin film packages are disclosed that, in a preferred embodiment are a combination of SiGe-filled trenches and Si-oxide-filled spacing. Depending on the release process, additional manufacturing process steps are performed in order to obtain a desired mechanical strength. For aggressive release processes, additional soft sputter etch and a Ti—TiN interlayer in the anchor region may be added. The ratio of the total SiGe—SiGe anchor area to the SiO2—SiGe anchor area determines the mechanical strength of the anchor. If this ratio is larger than 1, the thin film package reaches the MIL-standard requirements.Type: GrantFiled: January 24, 2011Date of Patent: November 26, 2013Assignees: IMEC, Katholieke Universiteit Leuven, KU LEUVEN R&DInventors: Gert Claes, Ann Witvrouw
-
Patent number: 8592256Abstract: There is provided a circuit board manufacturing method that makes it possible to manufacture a next-generation semiconductor device in a stable manner and improve the yield during secondary mounting processing. A circuit board 11 with a thickness of 230 ?m manufactured using a cyanate-based prepreg 12 containing a resin composition with which a glass cloth is impregnated is heated at a higher temperature than a glass transition temperature of the resin composition after it is cured before reflow processing.Type: GrantFiled: February 8, 2008Date of Patent: November 26, 2013Assignee: Sumitomo Bakelite Co., Ltd.Inventors: Yoshitaka Okugawa, Keiichi Tsukurimichi, Hitoshi Kawaguchi
-
Patent number: 8592997Abstract: A molded underfill flip chip package may include a printed circuit board, a semiconductor chip mounted on the printed circuit board, and a sealant. The printed circuit board has at least one resin passage hole passing through the printed circuit board and at least one resin channel on a bottom surface of the printed circuit board, the at least one resin channel extending from the at least one resin passage hole passing through the printed circuit board. The sealant seals a top surface of the printed circuit board, the semiconductor chip, the at least one resin passage hole, and the at least one resin channel.Type: GrantFiled: November 1, 2010Date of Patent: November 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hae-jung Yu, Hyeong-seob Kim, Jong-ho Lee, Jin-woo Park
-
Patent number: 8586456Abstract: In a first aspect, a method of forming an epitaxial film on a substrate is provided. The method includes (a) providing a substrate; (b) exposing the substrate to a silicon source and a carbon source so as to form a carbon-containing silicon epitaxial film; (c) encapsulating the carbon-containing silicon epitaxial film with an encapsulating film; and (d) exposing the substrate to Cl2 so as to etch the encapsulating film. Numerous other aspects are provided.Type: GrantFiled: May 31, 2011Date of Patent: November 19, 2013Assignee: Applied Materials, Inc.Inventors: Zhiyuan Ye, Yihwan Kim, Xiaowei Li, Ali Zojaji, Nicholas C. Dalida, Jinsong Tang, Xiao Chen, Arkadii V. Samoilov
-
Publication number: 20130300003Abstract: A method of encapsulating a ferroelectric capacitor or ferroelectric memory cell includes forming encapsulation materials adjacent to a ferroelectric capacitor. forming a ferroelectric oxide (FEO) layer over the encapsulated ferroelectric capacitor, and forming an FEO encapsulation layer over the ferroelectric oxide to provide additional protection from hydrogen induced degradation.Type: ApplicationFiled: May 11, 2012Publication date: November 14, 2013Applicant: Ramtron International CorporationInventors: Shan Sun, Thomas E. Davenport
-
Publication number: 20130300004Abstract: A semiconductor device has a substrate. An insulating layer is formed over a surface of the substrate. A semiconductor die is mounted over the surface of the substrate. A channel is formed in the insulating layer around the semiconductor die. An underfill material is deposited between the semiconductor die and the substrate and in the channel. A heat spreader is mounted over the semiconductor die with the heat spreader thermally connected to the substrate. A thermal interface material is formed over the semiconductor die. The underfill material is deposited between the semiconductor die and the substrate along a first edge of the semiconductor die and along a second edge of the semiconductor die opposite the first edge. The channel extends partially through the insulating layer formed over the substrate with the insulating layer maintaining coverage over the substrate within a footprint of the channel.Type: ApplicationFiled: May 14, 2012Publication date: November 14, 2013Applicant: STATS CHIPPAC, LTD.Inventors: DaeSik Choi, JoungIn Yang, Sang Mi Park, WonIl Kwon, YiSu Park
-
Patent number: 8581395Abstract: A hybrid integrated circuit device having high mount reliability includes a module substrate which is a ceramic wiring substrate, a plurality of electronic component parts laid out on the main surface of the module substrate, a plurality of electrode terminals laid out on the rear surface of the module substrate, and a cap which is fixed to the module substrate to cover the main surface of the module substrate. The electrode terminals include ones which are aligned along the edges of the module substrate and power voltage supply terminals which are located inner than these electrode terminals. The electrode terminals aligned along the substrate edges are coated, at least in their portions close to the substrate edge, with a protection film having a thickness of several tens micrometers or less. Connection reinforcing terminals consist of a plurality of divided terminals which are independent of each other, and are ground terminals.Type: GrantFiled: June 14, 2012Date of Patent: November 12, 2013Assignee: Renesas Electronics CorporationInventors: Shinji Moriyama, Tomio Yamada
-
Patent number: 8575646Abstract: A method of producing a LED package through controlled wetting.Type: GrantFiled: June 10, 2010Date of Patent: November 5, 2013Assignee: Applied Lighting Solutions, LLCInventor: Frank Shum
-
Patent number: 8574528Abstract: A method of growing an epitaxial layer on a substrate is generally provided. According to the method, the substrate is heated in a chemical vapor deposition chamber to a growth temperature in the presence of a carbon source gas, then the epitaxial layer is grown on the substrate at the growth temperature, and finally the substrate is cooled in a chemical vapor deposition chamber to at least about 80% of the growth temperature in the presence of a carbon source gas. Substrates formed from this method can have a carrier lifetime between about 0.25 ?s and about 9.9 ?s.Type: GrantFiled: September 7, 2010Date of Patent: November 5, 2013Assignee: University of South CarolinaInventors: Tangali S. Sudarshan, Amitesh Srivastava
-
Patent number: 8575763Abstract: A semiconductor device includes a first wiring hoard, a second semiconductor chip, and a second seal. The first wiring board includes a first substrate, a first semiconductor chip, and a first seal. The first semiconductor chip is disposed on the first substrate. The first seal is disposed on the first substrate. The first seal surrounds the first semiconductor chip. The first seal has the same thickness as the first semiconductor chip. The second semiconductor chip is stacked over the first semiconductor chip. The first semiconductor chip is between the second semiconductor chip and the first substrate. The second semiconductor chip is greater in size in plan view than the first semiconductor chip. The second seal seals at least a first gap between the first semiconductor chip and the second semiconductor chip.Type: GrantFiled: September 9, 2010Date of Patent: November 5, 2013Assignee: Elpida Memory, Inc.Inventors: Masanori Yoshida, Fumitomo Watanabe
-
Patent number: 8569885Abstract: The present stacked semiconductor packages include a bottom package and a top package. The bottom package includes a substrate, a solder mask layer, a plurality of conductive pillars and a die electrically connected to the substrate. The solder mask layer has a plurality of openings exposing a plurality of pads on the substrate. The conductive pillars are disposed on at least a portion of the pads, and protrude from the solder mask layer.Type: GrantFiled: September 27, 2011Date of Patent: October 29, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Cheng-Yi Weng
-
Publication number: 20130277856Abstract: A method for disclosing an integrated circuit embedded in a resin is disclosed. In one embodiment, stabilizing vias can be formed within the resin and can couple to corresponding pads in the integrated circuit. The stabilizing vias can be used in areas prone to failure when the combined resin/integrated circuit is stressed or undergoes some amount of displacement. In one embodiment, the stabilizing vias can be non-functional vias that do not carry electrical signals or power to or from the integrated circuit.Type: ApplicationFiled: August 17, 2012Publication date: October 24, 2013Applicant: Apple Inc.Inventor: Shawn X. ARNOLD