Characterized By Their Crystalline Structure (e.g., Polycrystalline, Cubic) Particular Orientation Of Crystalline Planes (epo) Patents (Class 257/E29.003)
-
Patent number: 8268654Abstract: The number of photomasks is reduced in a method for manufacturing a liquid crystal display device which operates in a fringe field switching mode, whereby a manufacturing process is simplified and manufacturing cost is reduced. A first transparent conductive film and a first metal film are sequentially stacked over a light-transmitting insulating substrate; the first transparent conductive film and the first metal film are shaped using a multi-tone mask which is a first photomask; an insulating film, a first semiconductor film, a second semiconductor film, and a second metal film are sequentially stacked; the second metal film and the second semiconductor film are shaped using a multi-tone mask which is a second photomask; a protective film is formed; the protective film is shaped using a third photomask; a second transparent conductive film is formed; and the second transparent conductive film is shaped using a fourth photomask.Type: GrantFiled: December 1, 2008Date of Patent: September 18, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Saishi Fujikawa, Yoko Chiba
-
Publication number: 20120228613Abstract: A method of manufacturing a semiconductor wafer of the present invention includes the steps of: obtaining a composite base by forming a base surface flattening layer having a surface RMS roughness of not more than 1.0 nm on a base; obtaining a composite substrate by attaching a semiconductor crystal layer to a side of the composite base where the base surface flattening layer is located; growing at least one semiconductor layer on the semiconductor crystal layer of the composite substrate; and obtaining the semiconductor wafer including the semiconductor crystal layer and the semiconductor layer by removing the base surface flattening layer by wet etching and thereby separating the semiconductor crystal layer from the base.Type: ApplicationFiled: May 13, 2011Publication date: September 13, 2012Applicant: SUMITOMO ELECTRIC INDUSTIRES, LTD.Inventors: Yuki SEKI, Issei Satoh, Koji Uematsu, Yoshiyuki Yamamoto
-
Publication number: 20120228612Abstract: A composite base of the present invention includes a sintered base and a base surface flattening layer disposed on the sintered base, and the base surface flattening layer has a surface RMS roughness of not more than 1.0 nm. A composite substrate of the present invention includes the composite base and a semiconductor crystal layer disposed on a side of the composite base where the base surface flattening layer is located, and a difference between a thermal expansion coefficient of the sintered base and a thermal expansion coefficient of the semiconductor crystal layer is not more than 4.5×10?6K?1. Thereby, a composite substrate in which a semiconductor crystal layer is attached to a sintered base, and a composite base suitably used for that composite substrate are provided.Type: ApplicationFiled: May 13, 2011Publication date: September 13, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Yuki Seki, Issei Satoh, Koji Uematsu, Yoshiyuki Yamamoto
-
Publication number: 20120211747Abstract: A PN junction includes first and second areas of silicon, wherein one of the first and second areas is n-type silicon and the other of the first and second areas is p-type silicon. The first area has one or more projections which at least partially overlap with the second area, so as to form at least one cross-over point, the cross-over point being a point at which an edge of the first area crosses over an edge of the second area.Type: ApplicationFiled: August 28, 2009Publication date: August 23, 2012Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventors: Paul Ronald Stribley, Soon Tat Kong
-
Publication number: 20120211748Abstract: A method of dicing a semiconductor wafer includes forming a layer stack on a first main surface of a substrate. The layer stack and a portion of the substrate are etched according to a pattern defining an intended dicing location to obtain a trench structure. The substrate is irradiated with a laser beam to locally modify the substrate between a bottom of the trench structure and a second main surface of the substrate opposite to the first main surface.Type: ApplicationFiled: February 17, 2011Publication date: August 23, 2012Applicant: Infineon Technologies AGInventors: Giuseppe Miccoli, Adolf Koller, Jayachandran Bhaskaran
-
Publication number: 20120204941Abstract: A method provides forming a photovoltaic (PV) cell. The PV cell may be, e.g. a heterojunction with intrinsic thin layer (HIT) cell. The method includes forming a crystalline semiconductor layer over a substrate. The crystalline semiconductor layer is heated above a melting temperature of the semiconductor. A portion of the crystalline semiconductor layer is thereby converted to a quenched amorphous semiconductor layer.Type: ApplicationFiled: February 15, 2011Publication date: August 16, 2012Inventors: James T. Cargo, Frank A. Baiocchi, John M. DeLucca
-
Publication number: 20120205654Abstract: The invention relates to a formulation which contains at least one silane and at least one carbon polymer in a solvent, and to the production of a silicon layer on a substrate which is coated with such a formulation.Type: ApplicationFiled: October 18, 2010Publication date: August 16, 2012Applicant: Enonik Degussa GmbHInventors: Bernhard Stuetzel, Matthias Patz
-
Publication number: 20120205648Abstract: Disclosed herein is a thin-film transistor having a gate electrode; a source electrode and a drain electrode which form a source/drain-electrode pair; and a channel layer which is provided between the gate electrode and the source/drain-electrode pair, includes a poly-crystal oxide semiconductor material and has a film thickness smaller than the average diameter of crystal grains of the poly-crystal oxide semiconductor material.Type: ApplicationFiled: January 25, 2012Publication date: August 16, 2012Applicant: SONY CORPORATIONInventor: Mikihiro Yokozeki
-
Patent number: 8242500Abstract: Disclosed is a method of forming a heterojunction bipolar transistor (HBT), comprising depositing a first stack comprising an polysilicon layer (16) and a sacrificial layer (18) on a mono-crystalline silicon substrate surface (10); patterning the first stack to form a trench (22) extending to the substrate; depositing a silicon layer (24) over the resultant structure; depositing a silicon-germanium-carbon layer (26) over the resultant structure; selectively removing the silicon-germanium-carbon layer (26) from the sidewalls of the trench (22); depositing a boron-doped silicon-germanium-carbon layer (28) over the resultant structure; depositing a further silicon-germanium-carbon layer (30) over the resultant structure; depositing a boron-doped further silicon layer (32) over the resultant structure; forming dielectric spacers (34) on the sidewalls of the trench (22); filling the trench (22) with an emitter material (36); exposing polysilicon regions (16) outside the side walls of the trench by selectively remoType: GrantFiled: January 12, 2011Date of Patent: August 14, 2012Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Johannes Josephus Theodorus Marinus Donkers, Hans Mertens, Tony Vanhoucke
-
PROCESS FOR PRODUCING DOPED SILICON LAYERS, SILICON LAYERS OBTAINABLE BY THE PROCESS AND USE THEREOF
Publication number: 20120199832Abstract: The present invention relates to a process for producing a doped silicon layer on a substrate, comprising the steps of (a) providing a liquid silane formulation and a substrate, (b) applying the liquid silane formulation to the substrate, (c) introducing electromagnetic and/or thermal energy to obtain an at least partly polymorphic silicon layer, (d) providing a liquid formulation which comprises at least one aluminium-containing metal complex, (e) applying this formulation to the silicon layer obtained after step (c) and then (f) heating the coating obtained after step (e) by introducing electromagnetic and/or thermal energy, which decomposes the formulation obtained after step (d) at least to metal and hydrogen, and then (g) cooling the coating obtained after step (f) to obtain an Al-doped or Al- and metal-doped silicon layer, to doped silicon layers obtainable by the process and to the use thereof for production of light-sensitive elements and electronic components.Type: ApplicationFiled: November 10, 2010Publication date: August 9, 2012Applicant: Evonik Degussa GmbHInventors: Bernhard Stuetzel, Wolfgang Fahrner -
Publication number: 20120200342Abstract: The present invention belongs to the technical field of semiconductor devices, and more specifically, relates to a gate-controlled PN field-effect transistor and the control method thereof The gate-controlled PN field-effect transistor disclosed by the present invention comprises a semiconductor substrate region, a drain region and a source region on the left and right sides of the substrate region, and gate regions on the upper and lower sides of the substrate region. The gate-controlled PN field-effect transistor works in the positive bias state of the source-drain PN junction and is conducted from the middle of the substrate region. The gate-controlled PN field-effect transistor provided by the present invention decreases the leakage current and increases the drive current at the same time, namely decreases the chip power consumption and improves the chip performances at the same time.Type: ApplicationFiled: May 19, 2011Publication date: August 9, 2012Applicant: Fudan UniversityInventors: Pengfei Wang, Songgan Zang, Qingqing Sun, Wei Zhang
-
Publication number: 20120199831Abstract: To provide a liquid crystal display device having high visibility and high image quality by relieving color phase irregularity. A light-shielding layer is selectively provided so as to overlap with a contact hole for electrical connection to a source region or a drain region of a thin film transistor. Alternatively, by providing an opening portion of a colored layer (color filter) with an opening so as to overlap with a contact hole, uneven alignment of liquid crystal molecules does not influence display, and a liquid crystal display having high image quality can be provided.Type: ApplicationFiled: April 19, 2012Publication date: August 9, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Saishi FUJIKAWA, Hajime KIMURA
-
Publication number: 20120199838Abstract: A manufacturing method of a thin film transistor array panel includes: simultaneously forming a gate conductor and a first electrode on a substrate, using a non-peroxide-based etchant; forming a gate insulating layer on the gate conductor and the first electrode; forming a semiconductor, a source electrode, and a drain electrode on the gate insulating layer; forming a passivation layer on the semiconductor, the source electrode, and the drain electrode; and forming a second electrode layer on the passivation layer.Type: ApplicationFiled: December 2, 2011Publication date: August 9, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong Min PARK, Dong-Won WOO, Je Hyeong PARK, Sang Gab KIM, Jung-Soo LEE, Ji-Hyun KIM
-
SEMICONDUCTOR DEVICE HAVING A PIXEL MATRIX CIRCUIT THAT INCLUDES A PIXEL TFT AND A STORAGE CAPACITOR
Publication number: 20120199840Abstract: In a CMOS circuit formed on a substrate 100, a subordinate gate wiring line (a first wiring line) 102a and main gate wiring line (a second wiring line) 113a are provided in an n-channel TFT. The LDD regions 107a and 107b overlap the first wiring line 102a and not overlap the second wiring line 113a. Thus, applying a gate voltage to the first wiring line forms the GOLD structure, while not applying forms the LLD structure. In this way, the GOLD structure and the LLD structure can be used appropriately in accordance with the respective specifications required for the circuits.Type: ApplicationFiled: April 10, 2012Publication date: August 9, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Yu Yamazaki, Jun Koyama, Takayuki Ikeda, Hiroshi Shibata, Hidehito Kitakado, Takeshi Fukunaga -
Publication number: 20120193623Abstract: Embodiments of the present invention generally relate to methods of forming epitaxial layers and devices having epitaxial layers. The methods generally include forming a first epitaxial layer including phosphorus and carbon on a substrate, and then forming a second epitaxial layer including phosphorus and carbon on the first epitaxial layer. The second epitaxial layer has a lower phosphorus concentration than the first epitaxial layer, which allows for selective etching of the second epitaxial layer and undesired amorphous silicon or polysilicon deposited during the depositions. The substrate is then exposed to an etchant to remove the second epitaxial layer and undesired amorphous silicon or polysilicon. The carbon present in the first and second epitaxial layers reduces phosphorus diffusion, which allows for higher phosphorus doping concentrations. The increased phosphorus concentrations reduce the resistivity of the final device.Type: ApplicationFiled: July 28, 2011Publication date: August 2, 2012Applicant: APPLIED MATERIALS, INC.Inventors: Zhiyuan Ye, Xuebin Li, Saurabh Chopra, Yihwan Kim
-
Publication number: 20120193626Abstract: A thin film transistor (TFT) array substrate includes a substrate having a plurality of normal alignment regions, a plurality of abnormal alignment regions, and a device region defined thereon, a plurality of scan lines, a plurality of data lines, a plurality of storage electrode lines, and a plurality of switch devices positioned in the device region, a plurality of alignment structures positioned in the abnormal alignment regions, and an alignment layer formed on the substrate and the alignment structures. The alignment layer further includes a plurality of first alignment slits covering the alignment structures in the abnormal alignment regions and a plurality of second alignment slits in the normal alignment regions. A depth and a width of the second alignment slits are identical to a depth and a width of the first alignment slits.Type: ApplicationFiled: April 6, 2011Publication date: August 2, 2012Inventors: Der-Chun Wu, Yu-Hsien Chen, Sheng-Fa Liu
-
Publication number: 20120193632Abstract: Provided is a silicon structure with a three-dimensionally complex shape. Further provided is a simple and easy method for manufacturing the silicon structure with the use of a phenomenon in which an ordered pattern is formed spontaneously to form a nano-structure. Plasma treatment under hydrogen atmosphere is performed on an amorphous silicon layer and the following processes are performed at the same time: a reaction process for growing microcrystalline silicon on a surface of the silicon layer and a reaction process for etching the amorphous silicon layer which is exposed, so that a nano-structure including an upper structure in a microcrystalline state and a lower structure in an amorphous state, over the silicon layer is formed; accordingly, a silicon structure with a three-dimensionally complex shape can be provided.Type: ApplicationFiled: January 24, 2012Publication date: August 2, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Satoshi TORIUMI
-
Patent number: 8232559Abstract: A method comprising: providing at least one first diamond film comprising polycrystalline diamond, e.g., nanocrystalline or ultrananocrystalline diamond, disposed on a substrate, wherein the first diamond film comprises a surface comprising diamond asperities and having a first diamond film thickness, removing asperities from the first diamond film to form a second diamond film having a second diamond film thickness, wherein the second thickness is either substantially the same as the first thickness, or the second thickness is about 100 nm or less thinner than the first diamond film thickness, optionally patterning the second diamond film to expose substrate regions and, optionally, depositing semiconductor material on the exposed substrate regions, and depositing a solid layer on the second diamond film to form a first layered structure.Type: GrantFiled: January 31, 2011Date of Patent: July 31, 2012Assignee: Advanced Diamond Technologies, Inc.Inventors: Charles West, John Carlisle, James Netzel, Ian Wylie, Neil Kane
-
Publication number: 20120187418Abstract: The present application provides a semiconductor structure and a method for manufacturing the same. The semiconductor structure comprises a semiconductor substrate, a semiconductor fin located on the semiconductor substrate, and an etch stop layer located between the semiconductor substrate and the semiconductor fin, wherein a lateral sidewall of the semiconductor fin is substantially on the Si {111} crystal plane. Since the semiconductor fin exhibits better surface quality and less crystal defects, it is favorable for manufacturing FINFET.Type: ApplicationFiled: March 4, 2011Publication date: July 26, 2012Inventors: Haizhou Yin, Zhijiong Luo, Huilong Zhu
-
Publication number: 20120187408Abstract: An embodiment of the present invention is a microcrystalline semiconductor film having a thickness of more than or equal to 70 nm and less than or equal to 100 nm and including a crystal grain partly projecting from a surface of the microcrystalline semiconductor film. The crystal grain has an orientation plane and includes a crystallite having a size of 13 nm or more. Further, the film density of the microcrystalline semiconductor film is higher than or equal to 2.25 g/cm3 and lower than or equal to 2.35 g/cm3, preferably higher than or equal to 2.30 g/cm and lower than or equal to 2.33 g/cm3.Type: ApplicationFiled: January 20, 2012Publication date: July 26, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tetsuhiro TANAKA, Takashi Ienaga, Ryu Komatsu, Erika Kato, Ryota Tajima, Yasuhiro Jinbo
-
Publication number: 20120181537Abstract: A MTJ in an MRAM array is disclosed with a composite free layer having a lower crystalline layer contacting a tunnel barrier and an upper amorphous NiFeX layer for improved bit switching performance. The crystalline layer is Fe, Ni, or FeB with a thickness of at least 6 Angstroms which affords a high magnetoresistive ratio. The X element in the NiFeX layer is Mg, Hf, Zr, Nb, or Ta with a content of 5 to 30 atomic %. NiFeX thickness is preferably between 20 to 40 Angstroms to substantially reduce bit line switching current and number of shorted bits. In an alternative embodiment, the crystalline layer may be a Fe/NiFe bilayer. Optionally, the amorphous layer may have a NiFeM1/NiFeM2 configuration where M1 and M2 are Mg, Hf, Zr, Nb, or Ta, and M1 is unequal to M2. Annealing at 300° C. to 360° C. provides a high magnetoresistive ratio of about 150%.Type: ApplicationFiled: January 19, 2011Publication date: July 19, 2012Inventors: Wei Cao, Cheng T. Horng, Witold Kula, Chyu Jiuh Torng
-
Publication number: 20120181533Abstract: A thin film transistor array panel includes: an substrate; a gate line positioned on the substrate; a data line intersecting the gate line; a thin film transistor connected to the gate line and the data line; a gate insulating layer between the gate electrode of the thin film transistor and the semiconductor of the thin film transistor; a pixel electrode connected to the thin film transistor; and a passivation layer positioned between the pixel electrode and the thin film transistor, wherein at least one of the gate insulating layer and the passivation layer includes a silicon nitride layer, and the silicon nitride layer includes hydrogen content at less than 2×1022 cm3 or 4 atomic %.Type: ApplicationFiled: September 23, 2011Publication date: July 19, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyeong Suk YOO, Joo-Han KIM, Je Hun LEE, Seong-Hun KIM, Jung Kyu LEE, Chang Oh JEONG
-
Publication number: 20120181536Abstract: A hybrid silicon wafer which is a silicon wafer having a structure wherein the main plane orientation of polycrystalline silicon that is prepared by a unidirectional solidification/melting method is (311), and monocrystalline silicon is embedded in the polycrystalline silicon. The hybrid silicon wafer according to any one of claims 1 to 6, wherein the purity of the polycrystalline silicon portion excluding gas components is 6N or higher, the total amount of metal impurities is 1 wtppm or less, and, among the metal impurities, Cu, Fe, Ni, and Al are respectively 0.1 wtppm or less. Thus, a hybrid silicon wafer having the functions of both a polycrystalline silicon wafer and a monocrystalline silicon wafer is provided and the occurrence of polish bumps and macro-sized unevenness between the polycrystalline silicon and the monocrystalline silicon are prevented.Type: ApplicationFiled: October 28, 2010Publication date: July 19, 2012Applicant: JX NIPPON MINING & METALS CORPORATIONInventors: Ryo Suzuki, Hiroshi Takamura
-
Publication number: 20120175622Abstract: Method for producing a silicon ingot, comprising the following steps: providing a container to receive a silicon melt, providing a temperature control device to control the temperature of the silicon melt in the container, arranging raw material in the container comprising silicon and at least one nucleation agent to assist a heterogeneous nucleation in the silicon melt, and control of the temperature in the container for the directed solidification of the silicon melt , the nucleation agent comprising nanoscale particles.Type: ApplicationFiled: December 29, 2011Publication date: July 12, 2012Inventors: Andreas Krause, Bernhard Freudenberg, Gerd Fischer, Josef Stenzenberger, Mark Hollatz, Armin Müller
-
Publication number: 20120175613Abstract: The present invention provides a clean and high-purity polycrystalline silicon mass having a small content of chromium, iron, nickel, copper, and cobalt in total, which are heavy metal impurities that reduce the quality of single-crystal silicon. In the vicinity of an electrode side end of a polycrystalline silicon rod obtained by the Siemens method, the total of the chromium, iron, nickel, copper, and cobalt concentrations is high. Accordingly, before a crushing step of a polycrystalline silicon rod 100, a removing step of removing at least 70 mm of a polycrystalline silicon portion from the electrode side end of the polycrystalline silicon rod 100 extracted to the outside of a reactor is provided. Thereby, the polycrystalline silicon portion in which the total of the chromium, iron, nickel, copper, and cobalt concentrations in a bulk is not less than 150 ppta can be removed.Type: ApplicationFiled: July 21, 2010Publication date: July 12, 2012Applicant: Shin-Etsu Chemical Co., Ltd.Inventors: Shigeyoshi Netsu, Junichi Okada, Fumitaka Kume
-
Publication number: 20120168756Abstract: Transistors, methods of manufacturing the same, and electronic devices including the transistors. The transistor may include a light blocking member which surrounds at least a portion of the channel layer. The light blocking member may be designed to block light laterally incident from a side of the transistor toward the channel layer (that is, laterally incident light). The light blocking member may be disposed in a portion of a gate insulation layer outside the channel layer. The light blocking member may be connected to a source and a drain or may be connected to a gate. The light blocking member may be separated from the source, the drain and the gate. The light blocking member may completely surround the channel layer.Type: ApplicationFiled: June 10, 2011Publication date: July 5, 2012Applicants: INHA-INDUSTRY PARTNERSHIP INSTITUTE, SAMSUNG ELECTRONICS CO., LTD.Inventors: Myung-kwan RYU, Jae-kyeong JEONG, Sang-yoon LEE
-
Patent number: 8212336Abstract: FET configurations in which two (or more) facets are exposed on a surface of a semiconductor channel, the facets being angled with respect to the direction of the channel, allow for conformal deposition of a convex or concave S/D. A convex tip of the S/D enhances electric fields at the interface, reducing the resistance between the S/D and the channel. In contrast, a S/D having a concave tip yields a dual-gate FET that emphasizes reduced short-channel effects rather than electric field enhancement. The use of self-limiting, selective wet etches to expose the facets facilitates process control, control of interface chemistry, and manufacturability.Type: GrantFiled: August 27, 2009Date of Patent: July 3, 2012Assignee: Acorn Technologies, Inc.Inventors: Andreas Goebel, Paul A. Clifton, Daniel J. Connelly, Vaishali Ukirde
-
Publication number: 20120153291Abstract: A vertical memory device may include a substrate, a first selection line on the substrate, a plurality of word lines on the first selection line, a second selection line on the plurality of word lines, and a semiconductor channel. The first selection line may be between the plurality of word lines and the substrate, and the plurality of word lines may be between the first and second selection lines. Moreover, the first and second selection lines and the plurality of word lines may be spaced apart in a direction perpendicular with respect to a surface of the substrate. The semiconductor channel may extend away from the surface of the substrate adjacent sidewalls of the first and second selection lines and the plurality of word lines. In addition, portions of the semiconductor channel adjacent the second selection line may be doped with indium and/or gallium. Related methods are also discussed.Type: ApplicationFiled: November 17, 2011Publication date: June 21, 2012Inventors: Jin-Gyun KIM, Ki-Hyun HWANG, Sung-Hae LEE, Ji-Hoon CHOI
-
Publication number: 20120153285Abstract: The present invention relates to solution processable passivation layers for organic electronic (OE) devices, and to OE devices, in particular organic field effect transistors (OFETs), comprising such passivation layers.Type: ApplicationFiled: August 6, 2010Publication date: June 21, 2012Applicant: MERCK PATENT GESELLSCHAFT MIT BESCHRANKTER HAFTUNGInventors: Mark James, Nils Greinert, Miguel Carrasco-Orozco, Paul Craig Brookes, David Christoph Mueller, Philip Edward May, Stephen Armstrong, Sivanand Pennadam
-
Publication number: 20120146024Abstract: At least one exemplary embodiment is directed to a method of forming a multilayered Bettering structure that can be used to control wafer warpage.Type: ApplicationFiled: December 13, 2010Publication date: June 14, 2012Inventors: David Lysacek, Jana Vojtechovska, Lubomir Dornak, Petr Kostelnik, Lukas Valek, Petr Panek
-
Publication number: 20120146713Abstract: A transistor includes a first active layer having a first channel region and a second active layer having a second channel region. A first gate of the transistor is configured to control electrical characteristics of at least the first active layer and a second gate is configured to control electrical characteristics of at least the second active layer. A source electrode contacts the first and second active layers. A drain electrode also contacts the first and second active layers.Type: ApplicationFiled: June 23, 2011Publication date: June 14, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eok-su Kim, Sang-yoon Lee, Myung-kwan Ryu
-
Publication number: 20120146023Abstract: Disclosed are methods and materials useful in the preparation of semiconductor devices. In particular embodiments, disclosed are methods for engineering polycrystalline aluminum nitride substrates that are thermally matched to further materials that can be combined therewith. For example, the polycrystalline aluminum nitride substrates can be engineered to have a coefficient of thermal expansion (CTE) that is closely matched to the CTE of a semiconductor material and/or to a material that can be used as a growth substrate for a semiconductor material. The invention also encompasses devices incorporating such thermally engineered substrates and semiconductor materials grown using such thermally engineered substrates. The thermally engineered substrates are advantageous for overcoming problems caused by damage arising from CTE mismatch between component layers in semiconductor preparation methods and materials.Type: ApplicationFiled: December 13, 2011Publication date: June 14, 2012Inventors: Spalding Craft, Baxter Moody, Rafael Dalmau, Raoul Schlesser
-
Publication number: 20120138928Abstract: Disclosed are methods for manufacturing semiconductor devices and the devices thus obtained. In one embodiment, the method comprises obtaining a semiconductor substrate comprising a germanium region doped with n-type dopants at a first doping level and forming an interfacial silicon layer overlying the germanium region, where the interfacial silicon layer is doped with n-type dopants at a second doping level and has a thickness higher than a critical thickness of silicon on germanium, such that the interfacial layer is at least partially relaxed. The method further includes forming over the interfacial silicon layer a layer of material having an electrical resistivity smaller than 1×10?2 ?cm, thereby forming an electrical contact between the germanium region and the layer of material, wherein the electrical contact has a specific contact resistivity below 10?4 ?cm2.Type: ApplicationFiled: December 5, 2011Publication date: June 7, 2012Applicants: Katholieke Universiteit Leuven, K.U. LEUVEN R&D, IMECInventors: Koen Martens, Roger Loo, Jorge Kittl
-
Publication number: 20120138932Abstract: A pixel structure and a manufacturing method thereof are provided. In the pixel structure, an electrode of a storage capacitor is formed when an active layer is formed, and the electrode and the active layer are made of the same material. The material of the electrode and the active layer can be an oxide semiconductor with high transmittance. Therefore, a stable display frame of the pixel structure can be provided by the storage capacitor, an aperture ratio of the pixel structure can be improved, and power consumption can be further reduced.Type: ApplicationFiled: April 18, 2011Publication date: June 7, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Wu-Hsiung Lin, Po-Hsueh Chen, Shin-Shueh Chen, Guang-Ren Shen, Jia-Hong Ye
-
Publication number: 20120138136Abstract: This invention describes a semiconductor material of general formula (I) Me12Me21-xMe3xMe4(C11-yC2y)4, in which x stands for a numeric value from 0 to 1, and y stands for a numeric value of 0 to 1, as well as its use as an absorber material in a solar cell. The metal Mel is a metal which is selected from the metals in group 11 of the periodic table of the elements (Cu, Ag or Au). The metals Me2 and Me3 are selected from the elements of the 12th group of the periodic table of elements (Zn, Cd & Hg). The metal Me4 is a metal which is selected from the 4th main group of the periodic table of elements (C, Si, Ge, Sn and Pb). The non-metals C1 and C2 are selected from the group of chalcogenides (S, Se and Te).Type: ApplicationFiled: July 15, 2009Publication date: June 7, 2012Inventors: Dieter Meissner, Mare Altosaar, Enn Mellikov, Jaan Raudoja, Kristi Timmo
-
Patent number: 8193616Abstract: A Direct Silicon Bonded substrate can include a first substrate and a second substrate in which the second substrate can be rotated to an azimuthal twist angle of 45 degrees in comparison to the first substrate. Disclosed are a semiconductor device and a method for making a semiconductor device that includes a DSB substrate with an adjusted thickness based upon the threshold voltage (Vt). In other words, a thicker substrate or layer can correspond to a high threshold voltage (HVt) and a thinner substrate or layer can correspond to a low threshold voltage (LVt) in order to improve mobility in LVt devices.Type: GrantFiled: June 29, 2009Date of Patent: June 5, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Masafumi Hamaguchi, Ryoji Hasumi
-
Patent number: 8193575Abstract: A flash memory structure having an enhanced capacitive coupling coefficient ratio (CCCR) may be fabricated in a self-aligned manner while using a semiconductor substrate that has an active region that is recessed within an aperture with respect to an isolation region that surrounds the active region. The flash memory structure includes a floating gate that does not rise above the isolation region, and that preferably consists of a single layer that has a U shape. The U shape facilitates the enhanced capacitive coupling coefficient ratio.Type: GrantFiled: February 7, 2008Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Louis C. Hsu, Xu Ouyang, Ping-Chuan Wang, Zhijian J. Yang
-
Patent number: 8193521Abstract: A phase change memory cell and methods of fabricating the same are presented. The memory cell includes a variable resistance region and a top and bottom electrode. The shapes of the variable resistance region and the top electrode are configured to evenly distribute a current with a generally hemispherical current density distribution around the first electrode.Type: GrantFiled: May 19, 2010Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventors: Jun Liu, Mike Violette
-
Publication number: 20120132912Abstract: A MOSFET cell of a semiconductor device includes a polysilicon gate electrode and an n+-source region formed in an upper portion of an n?-drift layer. An interlayer insulating film covers the gate electrode. An Al source electrode extends on the interlayer insulating film. An Al gate pad is connected to the gate electrode. A barrier metal layer that prevents diffusion of aluminum is interposed between the source electrode and the interlayer insulating film, and between the gate pad and the gate electrode.Type: ApplicationFiled: November 18, 2011Publication date: May 31, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Eisuke SUEKAWA, Yasunori Oritsuki, Yoichiro Tarui
-
Patent number: 8188470Abstract: A fabricating method of a semiconductor stacking layer includes following steps. First, an amorphous silicon (a-Si) layer is formed on a substrate. Surface treatment is then performed on a surface of the a-Si layer. After that, a doped microcrystalline silicon (?c-Si) layer is formed on the treated surface of the a-Si layer, wherein interface defects existing between the a-Si layer and the doped ?c-Si layer occupy an area in a cross-sectional region having a width of 1.5 micrometers and a thickness of 40 nanometers, and a ratio of the occupied area in the cross-sectional region is equal to or less than 10%. The method of fabricating the semiconductor stacking layer can be applied to a fabrication process of a semiconductor device to effectively reduce the interface defects of the semiconductor stacking layer.Type: GrantFiled: October 6, 2009Date of Patent: May 29, 2012Assignee: Au Optronics CorporationInventor: Chih-Yuan Hou
-
Patent number: 8189375Abstract: In some embodiments, a memory cell includes a transistor gate spaced from a channel region by gate dielectric; a source region on one side of the channel region; and a drain region on an opposing side of the channel region from the source region. The channel region has phase change material adjacent the drain region. In some embodiments, the phase change material may be adjacent both the source region and the drain region. Some embodiments include methods of programming a memory cell that has phase change material adjacent a drain region. An inversion layer is formed within the channel region adjacent the gate dielectric, with the inversion layer having a pinch-off region within the phase change material adjacent the drain region. Hot carriers (for instance, electrons) within the pinch-off region are utilized to change a phase within the phase change material.Type: GrantFiled: November 16, 2011Date of Patent: May 29, 2012Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20120127396Abstract: An active matrix substrate is provided with a lead wire led from a switching element to a surrounding region; a pad portion formed in the lead wire and positioned in surrounding region; an insulation film including a planarization film positioned uppermost, and a passivation film and a gate insulation film positioned under planarization film, formed so as to cover the pad portion, and having a contact hole formed so as to reach pad portion; and an ITO film positioned in contact hole, and formed on pad portion.Type: ApplicationFiled: June 11, 2010Publication date: May 24, 2012Applicant: SHARP KABUSHIKI KAISHAInventors: Toshihide Tsubata, Kohichi Yamashiki, Mitsuhiro Sugimoto, Yasuhiro Nakatake
-
Patent number: 8183551Abstract: Phase change devices, and particularly multi-terminal phase change devices, include first and second active terminals bridged together by a phase-change material whose conductivity can be modified in accordance with a control signal applied to a control electrode. This structure allows an application in which an electrical connection can be created between the two active terminals, with the control of the connection being effected using a separate terminal or terminals. Accordingly, the resistance of the heater element can be increased independently from the resistance of the path between the two active terminals. This allows the use of smaller heater elements thus requiring less current to create the same amount of Joule heating per unit area. The resistance of the heating element does not impact the total resistance of the phase change device.Type: GrantFiled: November 3, 2005Date of Patent: May 22, 2012Assignee: Agale Logic, Inc.Inventors: Louis Charles Kordus, II, Antonietta Oliva, Narbeh Derhacobian, Vei-Han Chan
-
Method for selectively establishing an electrical connection in a multi-terminal phase change device
Patent number: 8178380Abstract: Phase change devices, and particularly multi-terminal phase change devices, include first and second active terminals bridged together by a phase-change material whose conductivity can be modified in accordance with a control signal applied to a control electrode. This structure allows an application in which an electrical connection can be created between the two active terminals, with the control of the connection being effected using a separate terminal or terminals. Accordingly, the resistance of the heater element can be increased independently from the resistance of the path between the two active terminals. This allows the use of smaller heater elements thus requiring less current to create the same amount of Joule heating per unit area. The resistance of the heating element does not impact the total resistance of the phase change device.Type: GrantFiled: July 9, 2009Date of Patent: May 15, 2012Assignee: Agate Logic, Inc.Inventors: Louis Charles Kordus, II, Antonietta Oliva, Narbeh Derharcobian, Vei-Han Chan -
Publication number: 20120113368Abstract: An embodiment of the invention discloses an array substrate comprising: a base substrate; and a multilayer array pattern formed on the base substrate, wherein the multilayer array pattern comprises an internal stress layer, the internal stress layer is capable of producing internal stress which tends to make the array substrate deformed in an arched-structure convex to a side on which the array pattern is provided. In addition, another embodiment of the invention discloses a method for manufacturing the array substrate, and also a LCD comprising the array substrate and a manufacturing method therefor.Type: ApplicationFiled: April 6, 2011Publication date: May 10, 2012Applicant: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Peilin Zhang
-
Publication number: 20120112190Abstract: It is an object to provide an epitaxial silicon wafer that is provided with an excellent gettering ability in which a polysilicon layer is formed on the rear face side of a silicon crystal substrate into which phosphorus (P) and germanium (Ge) have been doped. A silicon epitaxial layer is grown by a CVD method on the surface of a silicon crystal substrate into which phosphorus and germanium have been doped at a high concentration. After that, a PBS forming step for growing a polysilicon layer is executed on the rear face side of a silicon crystal substrate. By the above steps, the number of LPDs (caused by an SF) that occur on the surface of the epitaxial silicon wafer due to the SF can be greatly reduced.Type: ApplicationFiled: May 28, 2010Publication date: May 10, 2012Applicant: SUMCO CORPORATIONInventors: Tadashi Kawashima, Masahiro Yoshikawa, Akira Inoue, Yoshiya Yoshida
-
Publication number: 20120104390Abstract: A germanium-containing layer is deposited on a single crystalline bulk silicon substrate in an ambient including a level of oxygen partial pressure sufficient to incorporate 1%-50% of oxygen in atomic concentration. The thickness of the germanium-containing layer is preferably limited to maintain some degree of epitaxial alignment with the underlying silicon substrate. Optionally, a graded germanium-containing layer can be grown on, or replace, the germanium-containing layer. An at least partially crystalline silicon layer is subsequently deposited on the germanium-containing layer. A handle substrate is bonded to the at least partially crystalline silicon layer. The assembly of the bulk silicon substrate, the germanium-containing layer, the at least partially crystalline silicon layer, and the handle substrate is cleaved within the germanium-containing layer to provide a composite substrate including the handle substrate and the at least partially crystalline silicon layer.Type: ApplicationFiled: October 27, 2010Publication date: May 3, 2012Applicant: International Business Machines CorporationInventors: Stephen W. Bedell, Keith E. Fogel, Daniel A. Inns, Jeehwan Kim, Devendra K. Sadana, Katherine L. Saenger
-
Publication number: 20120104565Abstract: When a mixed gas of trichlorosilane and dichlorosilane is used as source gas, a silicon layer is epitaxially grown on a surface of a silicon wafer within a temperature range of 1000 to 1100° C., preferably, 1040 to 1080° C. When dichlorosilane is used as source gas, a silicon layer is epitaxially grown on a surface of a silicon wafer within a temperature range of 900 to 1150° C., preferably, 1000 to 1150° C. According to this, a silicon epitaxial wafer, which has low haze level, excellent flatness (edge roll-off), and reduced orientation dependence of epitaxial growth rate, and is capable of responding to the higher integration of semiconductor devices, can be obtained, and this epitaxial wafer can be used widely in production of semiconductor devices.Type: ApplicationFiled: July 8, 2010Publication date: May 3, 2012Applicant: SUMCO CORPORATIONInventor: Naoyuki Wada
-
Publication number: 20120097963Abstract: A first shape of semiconductor region having on its one side a plurality of sharp convex top-end portions is formed first and a continuous wave laser beam is used for radiation from the above region so as to crystallize the first shape of semiconductor region. A continuous wave laser beam condensed in one or plural lines is used for the laser beam. The first shape of semiconductor region is etched to form a second shape of semiconductor region in which a channel forming region and a source and drain region are formed. The second shape of semiconductor region is disposed so that a channel foaming range would be formed on respective crystal regions extending from the plurality of convex end portions. A semiconductor region adjacent to the channel forming region is eliminated.Type: ApplicationFiled: December 30, 2011Publication date: April 26, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Chiho KOKUBO, Aiko Shiga, Shunpei Yamazaki, Hidekazu Miyairi, Koji Dairiki, Koichiro Tanaka
-
Publication number: 20120098033Abstract: The invention relates to a process for fabricating a heterostructure. This process is noteworthy in that it comprises the following steps: a) a strained crystalline thin film is deposited on, or transferred onto, an intermediate substrate; b) a strain relaxation layer, made of crystalline material capable of being plastically deformed by a heat treatment at a relaxation temperature at which the material constituting the thin film deforms by elastic deformation is deposited on the thin film; c) the thin film and the relaxation layer are transferred onto a substrate; and d) a thermal budget is applied at at least the relaxation temperature, so as to cause the plastic deformation of the relaxation layer and the at least partial relaxation of the thin film by elastic deformation, and thus to obtain the final heterostructure.Type: ApplicationFiled: December 30, 2011Publication date: April 26, 2012Applicant: SOITECInventor: Bruce Faure