Schottky Barrier Electrodes (epo) Patents (Class 257/E29.148)
-
Patent number: 9018638Abstract: A MOSFET device is provided. An N-type epitaxial layer is disposed on an N-type substrate. An insulating trench is disposed in the epitaxial layer. A P-type well region is disposed in the epitaxial layer at one side of the insulating trench. An N-type heavily doped region is disposed in the well region. A gate structure is disposed on the epitaxial layer and partially overlaps with the heavily doped region. At least two P-type first doped regions are disposed in the epitaxial layer below the well region. At least one P-type second doped region is disposed in the epitaxial layer and located between the first doped regions. Besides, the first and second doped regions are separated from each other. The first doped regions extend along a first direction, and the second doped region extends along a second direction different from the first direction.Type: GrantFiled: June 11, 2013Date of Patent: April 28, 2015Assignee: Industrial Technology Research InstituteInventors: Chee-Wee Liu, Hui-Hsuan Wang
-
Patent number: 8963275Abstract: A resistive-switching random access memory device includes a memory cell disposed between a bit line and a word line, the memory cell having a resistive-switching element (40) and a Schottky diode (30). The Schottky diode (30) and the resistive-switching element (40) are connected in series. The Schottky diode (30) includes a metal layer and a semiconductor layer contacting each other. An interface between the metal layer and the semiconductor layer has a non-planar shape.Type: GrantFiled: December 6, 2012Date of Patent: February 24, 2015Assignee: Peking UniversityInventors: Jinfeng Kang, Bin Gao, Lifeng Liu, Xiaoyan Liu
-
Patent number: 8912622Abstract: A semiconductor device includes a first-conductivity-type semiconductor substrate, a first first-conductivity-type semiconductor layer, a second first-conductivity-type semiconductor layer, a second-conductivity-type bottom layer, a Schottky metal, and a cathode electrode. The first first-conductivity-type semiconductor layer is provided on the semiconductor substrate and has a lower first-conductivity-type impurity concentration than the semiconductor substrate. The second first-conductivity-type semiconductor layer is provided on the first first-conductivity-type semiconductor layer and has a higher first-conductivity-type impurity concentration than the first first-conductivity-type semiconductor layer. The Schottky metal is provided on the second first-conductivity-type semiconductor layer. The Schottky metal contacts with partly the first first-conductivity-type semiconductor layer.Type: GrantFiled: May 29, 2013Date of Patent: December 16, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masatoshi Arai, Takashi Tabuchi
-
Patent number: 8878342Abstract: Various embodiments of the present invention are direct to nanoscale, reconfigurable, memristor devices. In one aspect, a memristor device comprises an electrode (301,303) and an alloy electrode (502,602). The device also includes an active region (510,610) sandwiched between the electrode and the alloy electrode. The alloy electrode forms dopants in a sub-region of the active region adjacent to the alloy electrode. The active region can be operated by selectively positioning the dopants within the active region to control the flow of charge carriers between the electrode and the alloy electrode.Type: GrantFiled: January 26, 2009Date of Patent: November 4, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Nathaniel J. Quitoriano, Douglas Ohlberg, Philip J. Kuekes, Jianhua Yang
-
Patent number: 8664740Abstract: A semiconductor device improves a Schottky-barrier field-effect transistor. In a semiconductor device including a gate electrode formed with interposition of a gate insulating film on a channel formed on a semiconductor substrate, and a Schottky source/drain formed within a top surface of the substrate to be positioned on both sides of the gate insulating film so that end portions of the Schottky source and the Schottky drain do not cover a lower end portion of the gate insulating film and so as to form Schottky junctions with the semiconductor substrate, a Schottky barrier height at an interface between the end portion of the Schottky source and the semiconductor substrate and a Schottky barrier height at an interface between the end portion of the Schottky drain and the semiconductor substrate are different from Schottky barrier heights at interfaces between portions except the end portions of the Schottky source/drain and the substrate.Type: GrantFiled: April 16, 2009Date of Patent: March 4, 2014Assignee: Renesas Electronics CorporationInventor: Kenzo Manabe
-
Patent number: 8658523Abstract: A metal source/drain field effect transistor is fabricated such that the source/drain regions are deposited, multilayer structures, with at least a second metal deposited on exposed surfaces of a first metal.Type: GrantFiled: September 9, 2010Date of Patent: February 25, 2014Assignee: Acorn Technologies, Inc.Inventors: Carl M. Faulkner, Daniel J. Connelly, Paul A. Clifton, Daniel E. Grupp
-
Patent number: 8629526Abstract: According to one embodiment, a semiconductor device includes a first semiconductor layer of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type and a first electrode. The second regions are provided separately on a first major surface side of the first layer. The third region is provided on the first major surface side of the first layer so as to surround the second regions. The first electrode is provided on the first layer and the second regions. The first layer has a first portion and a second portion. The second portion has a lower resistivity than the first portion. The second portion is provided between the second regions and between the first portion and the first major surface and is provided outside the third region and between the first portion and the first major surface.Type: GrantFiled: September 15, 2011Date of Patent: January 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Ohta, Masatoshi Arai, Miwako Suzuki
-
Publication number: 20130320482Abstract: A semiconductor device includes a pillar formed on a substrate of the same conductivity type. The pillar has a vertical thickness that extends from a top surface down to the substrate. The pillar extends in first and second lateral directions in a loop shape. First and second dielectric regions are disposed on opposite lateral sides of the pillar, respectively. First and second conductive field plates are respectively disposed in the first and second dielectric regions. A metal layer is disposed on the top surface of the pillar, the metal layer forming a Schottky diode with respect to the pillar. When the substrate is raised to a high-voltage potential with respect to both the metal layer and the first and second field plates, the first and second field plates functioning capacitively to deplete the pillar of charge, thereby supporting the high-voltage potential along the vertical thickness of the pillar.Type: ApplicationFiled: June 1, 2012Publication date: December 5, 2013Applicant: POWER INTEGRATIONS, INC.Inventor: Vijay Parthasarathy
-
Patent number: 8569837Abstract: A semiconductor structure includes a semiconductor substrate; a gate dielectric over the semiconductor substrate; a gate electrode over the gate dielectric; a deep source/drain region adjacent the gate electrode; a silicide region over the deep source/drain region; and an elevated metallized source/drain region between the silicide region and the gate electrode. The elevated metallized source/drain region adjoins the silicide region.Type: GrantFiled: May 7, 2007Date of Patent: October 29, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsin Ko, Hung-Wei Chen, Chung-Hu Ke, Ta-Ming Kuan, Wen-Chin Lee
-
Patent number: 8564022Abstract: Provided is a power device. The power device may include a two-dimensional electron gas (2-DEG) layer in a portion corresponding to a gate electrode pattern since a second nitride layer is further formed on a lower portion of the gate electrode pattern after a first nitride layer is formed and thus, may be capable of performing a normally-OFF operation. Accordingly, the power device may adjust generation of the 2-DEG layer based on a voltage of a gate, and may reduce power consumption. The power device may regrow only the portion corresponding to the gate electrode pattern or may etch a portion excluding the portion corresponding to the gate electrode pattern and thus, a recess process may be omissible, a reproducibility of the power device may be secured, and a manufacturing process may be simplified.Type: GrantFiled: January 19, 2012Date of Patent: October 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jae Hoon Lee
-
Patent number: 8552476Abstract: A semiconductor layer has a second impurity concentration. First trenches are formed in the semiconductor layer to extend downward from an upper surface of the semiconductor layer. Each of insulation layers is formed along each of the inner walls of the first trenches. Each of conductive layers is formed to bury each of the first trenches via each of the insulation layers, and extends downward from the upper surface of the semiconductor layer to a first position. A first semiconductor diffusion layer reaches a second position from the upper surface of the semiconductor layer, is positioned between the first trenches, and has a third impurity concentration lower than the second impurity concentration. A length from the upper surface of the semiconductor layer to the second position is equal to or less than half a length from the upper surface of the semiconductor layer to the first position.Type: GrantFiled: September 19, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Ohta, Masatoshi Arai, Miwako Suzuki
-
Patent number: 8450196Abstract: Production of an integrated circuit including an electrical contact on SiC is disclosed. One embodiment provides for production of an electrical contact on an SiC substrate, in which a conductive contact is produced on a boundary surface of the SiC substrate by irradiation and absorption of a laser pulse on an SiC substrate.Type: GrantFiled: October 25, 2007Date of Patent: May 28, 2013Assignee: Infineon Technologies Austria AGInventors: Roland Rupp, Thomas Gutt, Michael Treu
-
Patent number: 8445370Abstract: A method for manufacturing a Schottky diode comprising steps of 1) providing a region with a dopant of a second conductivity type opposite to a first conductivity type to form a top doped region in a semiconductor substrate of said first conductivity type; 2) providing a trench through the top doped region to a predetermined depth and providing a dopant of the second conductivity type to form a bottom dopant region of the second conductivity type; and 3) lining a Schottky barrier metal layer on a sidewall of the trench at least extending from a bottom of the top doped region to a top of the bottom doped region.Type: GrantFiled: June 14, 2010Date of Patent: May 21, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Sik K Lui, Anup Bhalla
-
Publication number: 20130119505Abstract: Schottky barrier diodes, methods for fabricating Schottky barrier diodes, and design structures for a Schottky barrier diode. A guard ring for a Schottky barrier diode is formed with a selective epitaxial growth process. The guard ring for the Schottky barrier diode and an extrinsic base of a vertical bipolar junction diode on a different device region than the Schottky barrier diode may be concurrently formed using the same selective epitaxial growth process.Type: ApplicationFiled: November 11, 2011Publication date: May 16, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David L. Harame, Qizhi Liu, Robert M. Rassel
-
Patent number: 8431469Abstract: An electrical device in which an interface layer is disposed between and in contact with a metal and a Si-based semiconductor, the interface layer being of a thickness effective to depin of the Fermi level of the semiconductor while still permitting current to flow between the metal and the semiconductor. The interface layer may include a layer of a passivating material (e.g., made from nitrogen, oxygen, oxynitride, arsenic, hydrogen and/or fluorine) and sometimes also includes a separation layer. In some cases, the interface layer may be a monolayer of a semiconductor passivating material. The interface layer thickness corresponds to a minimum specific contact resistance of less than or equal to 10 ?-?m2 or even less than or equal to 1 ?-?m2 for the electrical device.Type: GrantFiled: February 7, 2011Date of Patent: April 30, 2013Assignee: Acorn Technologies, Inc.Inventors: Daniel E. Grupp, Daniel J. Connelly
-
Publication number: 20130087878Abstract: A semiconductor structure includes a III-nitride substrate with a first side and a second side opposing the first side. The III-nitride substrate is characterized by a first conductivity type and a first dopant concentration. The semiconductor structure also includes a III-nitride epitaxial structure including a first III-nitride epitaxial layer coupled to the first side of the III-nitride substrate and a plurality of III-nitride regions of a second conductivity type. The plurality of III-nitride regions have at least one III-nitride epitaxial region of the first conductivity type between each of the plurality of III-nitride regions. The semiconductor structure further includes a first metallic structure electrically coupled to one or more of the plurality of III-nitride regions and the at least one III-nitride epitaxial region. A Schottky contact is created between the first metallic structure and the at least one III-nitride epitaxial region.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: EPOWERSOFT, INC.Inventors: Andrew P. Edwards, Hui Nie, Isik C. Kizilyalli, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Patent number: 8410572Abstract: A base contact connection, an emitter structure and a collector structure are arranged on an n-layer, which can be provided for additional npn transistors. The collector structure is arranged laterally to the emitter structure and at least one of the emitter and collector comprises a Schottky contact on a surface area of the n-layer.Type: GrantFiled: October 22, 2009Date of Patent: April 2, 2013Assignee: EPCOS AGInventor: Léon C. M. van den Oever
-
Publication number: 20130069028Abstract: Select devices for memory cell applications and methods of forming the same are described herein. As an example, one or more non-ohmic select devices can include at least two tunnel barrier regions formed between a first metal material and a second metal material, and a third metal material formed between each of the respective at least two tunnel barrier regions. The non-ohmic select device is a two terminal select device that supports bi-directional current flow therethrough.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: David H. Wells, Bhaskar Srinivasan, John K. Zahurak
-
Patent number: 8390091Abstract: A monolithic semiconductor structure includes a stack of layers. The stack includes a substrate; a first layer made from a first semiconductor material; and a second layer made from a second semiconductor material. The first layer is situated between the substrate and the second layer and at least one of the first semiconductor material and the second semiconductor material contains a III-nitride material. The structure includes a power transistor, including a body formed in the stack of layers; a first power terminal at a side of the first layer facing the second layer; a second power terminal at least partly formed in the substrate; and a gate structure for controlling the propagation through the body of electric signals between the first power terminal and the second power terminal.Type: GrantFiled: February 3, 2009Date of Patent: March 5, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Philippe Renaud
-
Patent number: 8368165Abstract: A SiC Schottky diode which includes a Schottky barrier formed on a silicon face 4H—SiC body.Type: GrantFiled: October 16, 2006Date of Patent: February 5, 2013Assignee: Siliconix Technology C. V.Inventor: Giovanni Richieri
-
Patent number: 8354711Abstract: Improved MOSFET structures and processes, where multiple polysilicon embedded regions are introduced into the n+ source contact area. A top poly Field Plate is used to shield the electric field from penetrating into the channel, so that a very short channel can be used without jeopardizing the device drain-source leakage current. A bottom poly Field Plate is used to modulate the electric field distribution in the drift region such that a more uniform field distribution can be obtained.Type: GrantFiled: January 11, 2010Date of Patent: January 15, 2013Assignee: MaxPower Semiconductor, Inc.Inventors: Jun Zeng, Mohamed N. Darwish, Richard A Blanchard
-
Publication number: 20120306043Abstract: A Schottky diode includes a Schottky barrier and a plurality of dopant regions disposed near the Schottky barrier as floating islands to function as PN junctions for preventing a leakage current generated from a reverse voltage. At least a trench opened in a semiconductor substrate with a Schottky barrier material disposed therein constitutes the Schottky barrier. The Schottky barrier material may also be disposed on sidewalls of the trench for constituting the Schottky barrier. The trench may be filled with the Schottky barrier material composed of Ti/TiN or a tungsten metal disposed therein for constituting the Schottky barrier. The trench is opened in a N-type semiconductor substrate and the dopant regions includes P-doped regions disposed under the trench constitute the floating islands. The P-doped floating islands may be formed as vertical arrays under the bottom of the trench.Type: ApplicationFiled: June 27, 2012Publication date: December 6, 2012Inventors: Ji Pan, Anup Bhalla
-
Patent number: 8324704Abstract: A silicon carbide semiconductor device with a Schottky barrier diode includes a first conductivity type silicon carbide substrate, a first conductivity type silicon carbide drift layer on a first surface of the substrate, a Schottky electrode forming a Schottky contact with the drift layer, and an ohmic electrode on a second surface of the substrate. The Schottky electrode includes an oxide layer in direct contact with the drift layer. The oxide layer is made of an oxide of molybdenum, titanium, nickel, or an alloy of at least two of these elements.Type: GrantFiled: March 23, 2010Date of Patent: December 4, 2012Assignees: DENSO CORPORATION, Toyota Jidosha Kabushiki KaishaInventors: Takeo Yamamoto, Takeshi Endo, Eiichi Okuno, Hirokazu Fujiwara, Masaki Konishi, Takashi Katsuno, Yukihiko Watanabe
-
Patent number: 8319308Abstract: The present invention provides a semiconductor device including: a base substrate; a first semiconductor layer disposed on the base substrate; first ohmic electrodes disposed on a central region of the first semiconductor layer; a second ohmic electrode having a ring shape surrounding the first ohmic electrodes, on edge regions of the first semiconductor layer; a second semiconductor layer interposed between the first ohmic electrodes and the first semiconductor layer; and a Schottky electrode part which covers the first ohmic electrodes on the central regions, and is spaced apart from the second ohmic electrode.Type: GrantFiled: January 7, 2010Date of Patent: November 27, 2012Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul Jeon, Jung Hee Lee, Young Hwan Park, Ki Yeol Park
-
Publication number: 20120280353Abstract: A protective element for electronics has at least one Schottky diode and at least one Zener diode which are located between a power supply and the electronics, the anode of the Schottky diode being connected to the power supply and the cathode of the Schottky diode being connected to the electronics, and the cathode and the anode of the Zener diode are connected to ground. The Schottky diode is a trench MOS barrier junction diode or trench MOS barrier Schottky (TMBS) diode or a trench junction barrier Schottky (TJBS) diode and includes an integrated semiconductor arrangement, which has at least one trench MOS barrier Schottky diode and a p-doped substrate, which is used as the anode of the Zener diode.Type: ApplicationFiled: September 21, 2010Publication date: November 8, 2012Inventors: Ning Qu, Alfred Goerlach
-
Publication number: 20120267748Abstract: A semiconductor device includes a first conductivity-type semiconductor stack including the recesses which extend from a first principal surface toward a second principal surface and have bottoms not reaching the second principal surface, the second conductivity-type anode regions which are embedded at a distance from one another in the first principal surface, each of which has a part of an outer edge region exposed to a side surface of the corresponding recess, an anode electrode which is provided on the first principal surface of the semiconductor stack to form a Schottky barrier junction with the semiconductor stack in a region where the plurality of anode regions are not formed and form ohmic junctions with the anode regions; and a cathode electrode provided on the second principal surface of the semiconductor stack.Type: ApplicationFiled: April 16, 2012Publication date: October 25, 2012Applicant: Sanken Electric Co., Ltd.Inventor: Tohru SUZUKI
-
Publication number: 20120248565Abstract: A switching circuit includes a switching device including the first and second main electrodes and a control electrode; and a driver including: a first rectifying device having an anode terminal connected to the first main electrode of the switching device; a first driving device having a first main electrode connected to a cathode terminal of the first rectifying device and a second main electrode connected to the control electrode of the switching device; a second driving device having a first main electrode connected to the control electrode of the switching device and a second main electrode connected to the second main electrode of the switching device; and input terminals receiving control signals inputted to a control electrode of the first driving device and a control electrode of the second driving device.Type: ApplicationFiled: April 2, 2012Publication date: October 4, 2012Applicant: Sanken Electric Co., Ltd.Inventor: Yasushi TASAKA
-
Publication number: 20120241896Abstract: According to one embodiment, a semiconductor device includes a first semiconductor layer of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type and a first electrode. The second regions are provided separately on a first major surface side of the first layer. The third region is provided on the first major surface side of the first layer so as to surround the second regions. The first electrode is provided on the first layer and the second regions. The first layer has a first portion and a second portion. The second portion has a lower resistivity than the first portion. The second portion is provided between the second regions and between the first portion and the first major surface and is provided outside the third region and between the first portion and the first major surface.Type: ApplicationFiled: September 15, 2011Publication date: September 27, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Tsuyoshi OHTA, Masatoshi ARAI, Miwako SUZUKI
-
Publication number: 20120241762Abstract: According to one embodiment, a semiconductor device includes a semiconductor layer of a first conductivity type, a first region of a second conductivity type selectively provided in a first major surface of the semiconductor layer, a second region of the second conductivity type selectively provided in the first major surface and connected to the first region, a first electrode provided in contact with the semiconductor layer and the first region, a second electrode provided in contact with the second region, and a third electrode electrically connected to a second major surface of the semiconductor layer opposite to the first major surface.Type: ApplicationFiled: March 20, 2012Publication date: September 27, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Takao NODA, Ryoichi Ohara, Kenya Sano, Toru Sugiyama
-
Publication number: 20120241898Abstract: According to one embodiment, a semiconductor device includes a first semiconductor region of a first conductivity type, a first electrode, a second semiconductor region of the first conductivity type and a second electrode. The first semiconductor region includes a first portion including a first major surface and a second portion extending in a first direction perpendicular to the first major surface on the first major surface. The first electrode includes a third portion provided to face the second portion and is provided to be separated from the first semiconductor region. The second semiconductor region is provided between the second and third portions, includes a first concentration region having a lower impurity concentration than the first semiconductor region and forms a Schottky junction with the third portion. The second electrode is provided on an opposite side of the first major surface and in conduction with the first portion.Type: ApplicationFiled: March 13, 2012Publication date: September 27, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Ohta, Masatoshi Arai, Miwako Suzuki, Tadashi Matsuda
-
Publication number: 20120199937Abstract: An integrated circuit including a Schottky diode, and a method of making the same. The diode includes an active region bordered by an isolation region in a semiconductor substrate of the integrated circuits, a first electrode having a metal contact provided on a surface of the active region, and a second electrode having a silicide contact also provided on the surface of the active region.Type: ApplicationFiled: October 21, 2010Publication date: August 9, 2012Inventors: Georgios Vellianitis, Gilberto Curatola, Kyriaki Fotopoulou, Nader Akil
-
Patent number: 8227811Abstract: A wide bandgap semiconductor rectifying device of an embodiment includes a first-conductive-type wide bandgap semiconductor substrate and a first-conductive-type semiconductor layer that has an impurity concentration lower than that of the substrate. The device also includes a first-conductive-type first semiconductor region, and a second-conductive-type second semiconductor region that is formed between the first regions. The device also includes second-conductive-type third semiconductor regions in which at least part of the third regions are connected to the second wide bandgap semiconductor region, the third regions being formed between the first regions, the third regions having a width narrower than that of the second region. The device also includes a first electrode and a second electrode. In the device, a direction in which a longitudinal direction of the third regions are projected onto a (0001) plane of the layer has an angle of 90±30 degrees with respect to a <11-20> direction of the layer.Type: GrantFiled: February 28, 2011Date of Patent: July 24, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Mizukami, Johji Nishio
-
Publication number: 20120168893Abstract: A mesa edge shielding trench Schottky rectifier includes a semiconductor substrate; an epitaxial layer grown on the first surface of the semiconductor substrate; a plurality of trenches spaced from each other and extended into the epitaxial layer, wherein an epitaxial region between two adjacent trenches forms the silicon mesa; a polysilicon region, having a T-shape, is separated from an inner wall of each of the trenches and a top surface of the epitaxial layer by an oxide layer, wherein a width of the top surface of the polysilicon region is bigger than an open size of each of the trenches; an anode electrode, deposited on an entire structure, forming an ohmic contact on the top surface of the polysilicon region and a Schottky contact on an exposed surface of the epitaxial layer; and a cathode electrode, deposited on the second surface of the semiconductor substrate, forming an ohmic contact thereon.Type: ApplicationFiled: December 30, 2010Publication date: July 5, 2012Inventors: Wei Liu, Fan Wang, Xiaozhong Sun
-
Publication number: 20120146049Abstract: Devices and methods for providing JFET transistors with improved operating characteristics are provided. Specifically, one or more embodiments of the present invention relate to JFET transistors with a higher diode turn-on voltage. For example, one or more embodiments include a JFET with a doped silicon-carbide gate, while other embodiments include a JFET with a metal gate. One or more embodiments also relate to systems and devices in which the improved JFET may be employed, as well as methods of manufacturing the improved JFET.Type: ApplicationFiled: February 20, 2012Publication date: June 14, 2012Applicant: Micron Technology, Inc.Inventor: Chandra Mouli
-
Publication number: 20120139079Abstract: A diode has a semiconductor layer and cathode and anode electrodes on a surface of the semiconductor layer. The semiconductor layer has cathode and anode regions respectively contacting the cathode and anode electrodes. The anode region has a first diffusion region having high surface concentration, a second diffusion region having intermediate surface concentration, and a third diffusion region having low surface concentration. The first diffusion region is covered with the second and third diffusion regions. The second diffusion region has a first side surface facing the cathode region, a second side surface opposite to the cathode region, and a bottom surface extending between the first and second side surfaces. The third diffusion region covers at least one of the first corner part connecting the first side surface with the bottom surface and the second corner part connecting the second side surface with the bottom surface.Type: ApplicationFiled: November 15, 2011Publication date: June 7, 2012Applicant: DENSO CORPORATIONInventors: Norihito TOKURA, Satoshi Shiraki, Shigeki Takahashi, Shinya Sakurai, Takashi Suzuki
-
Patent number: 8178443Abstract: Hardmask films having high hardness and low stress are provided. In some embodiments a film has a stress of between about ?600 MPa and 600 MPa and hardness of at least about 12 GPa. In some embodiments, a hardmask film is prepared by depositing multiple sub-layers of doped or undoped silicon carbide using multiple densifying plasma post-treatments in a PECVD process chamber. In some embodiments, a hardmask film includes a high-hardness boron-containing film selected from the group consisting of SixByCz, SixByNz, SixByCzNw, BxCy, and BxNy. In some embodiments, a hardmask film includes a germanium-rich GeNx material comprising at least about 60 atomic % of germanium. These hardmasks can be used in a number of back-end and front-end processing schemes in integrated circuit fabrication.Type: GrantFiled: December 4, 2009Date of Patent: May 15, 2012Assignee: Novellus Systems, Inc.Inventors: Vishwanathan Rangarajan, George Andrew Antonelli, Bart van Schravendijk
-
Publication number: 20120091457Abstract: A semiconductor arrangement is disclosed. One embodiment includes a first semiconductor layer including a first and second component zone that form a pn-junction or a Schottky-junction. A second semiconductor layer includes a drift control zone adjacent to the second component zone. A dielectric layer separates the first semiconductor layer from the second semiconductor layer. A rectifying element is coupled between the drift control zone and the second component zone.Type: ApplicationFiled: December 21, 2011Publication date: April 19, 2012Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Joachim Weyers, Anton Mauder, Franz Hirler, Paul Kuepper
-
Publication number: 20120067410Abstract: A Schottky-barrier junction element 1 has a Schottky-barrier junction between an organic semiconductor 3 and an organic conductor 4. The inorganic semiconductor 3 is any one of nitride semiconductors, Si, GaAs, CdS, CdTe, CuInGaSe, InSb, PbTe, PbS, Ge, InN, GaSb, and SiC. A solar cell uses this Schottky-barrier junction element 1, with its photoelectric conversion section including the Schottky junction. A photoelectric conversion element uses this Schottky-barrier junction element 1, with its conversion section for interconverting light and electricity including the Schottky junction.Type: ApplicationFiled: March 29, 2010Publication date: March 22, 2012Applicant: NATIONAL INSTITUTE FOR MATERIALS SCIENCEInventors: Nobuyuki Matsuki, Yoshihiro Irokawa, Kenji Itaka, Hideomi Koinuma, Masatomo Sumiya
-
Patent number: 8138489Abstract: A non-volatile semiconductor storage device includes a plurality of memory element groups, each of the memory element groups having a plurality of memory elements, each of the memory elements having a resistance-change element and a Schottky diode connected in series. Each of the memory element groups includes: a first columnar layer extending in a lamination direction; a first insulation layer formed on a side surface of the first columnar layer and functioning as the resistance-change element; and a first conductive layer formed to surround the first columnar layer via the first insulation layer. The first conductive layer is formed of metal. The first columnar layer is formed of a semiconductor having such a impurity concentration that the first conductive layer and the semiconductor configure the Schottky diode.Type: GrantFiled: September 18, 2009Date of Patent: March 20, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyasu Tanaka, Masaru Kidoh, Ryota Katsumata, Masaru Kito, Yosuke Komori, Megumi Ishiduki, Hideaki Aochi, Yoshiaki Fukuzumi
-
Publication number: 20120018836Abstract: A Schottky barrier diode includes a semiconductor layer having a plurality of trenches formed by digging in from a top surface and having mesa portions formed between adjacent trenches, and a Schottky metal formed to contact the top surface of the semiconductor layer including inner surfaces of the trenches.Type: ApplicationFiled: July 13, 2011Publication date: January 26, 2012Applicant: ROHM CO., LTD.Inventors: Yoshiteru NAGAI, Kohei Makita
-
Structures and methods for forming schottky diodes on a p-substrate or a bottom anode schottky diode
Publication number: 20120007206Abstract: This invention discloses bottom-anode Schottky (BAS) device supported on a semiconductor substrate having a bottom surface functioning as an anode electrode with an epitaxial layer has a same doped conductivity as said anode electrode overlying the anode electrode. The BAS device further includes an Schottky contact metal disposed in a plurality of trenches and covering a top surface of the semiconductor substrate between the trenches. The BAS device further includes a plurality of doped JBS regions disposed on sidewalls and below a bottom surface of the trenches doped with an opposite conductivity type from the anode electrode constituting a junction barrier Schottky (JBS) with the epitaxial layer disposed between the plurality of doped JBS regions. The BAS device further includes an ultra-shallow Shannon implant layer disposed immediate below the Schottky contact metal in the epitaxial layer between the plurality of doped JBS regions.Type: ApplicationFiled: August 23, 2011Publication date: January 12, 2012Inventors: Anup Bhalla, Sik K. Lui, Yi Su -
Publication number: 20110248375Abstract: A base contact connection, an emitter structure and a collector structure are arranged on an n-layer, which can be provided for additional npn transistors. The collector structure is arranged laterally to the emitter structure and at least one of the emitter and collector comprises a Schottky contact on a surface area of the n-layer.Type: ApplicationFiled: October 22, 2009Publication date: October 13, 2011Inventor: Léon C. M. Van den Oever
-
Publication number: 20110233712Abstract: According to a method for fabricating a semiconductor device, a first semiconductor layer made of a first nitride semiconductor is formed over a substrate. Thereafter, a mask film covering part of the upper surface of the first semiconductor layer is selectively formed on the first semiconductor layer. A multilayer film, in which second and third nitride semiconductors having different band gaps are stacked, is selectively formed on the first semiconductor layer with the mask film used as a formation mask. On the multilayer film, an ohmic electrode is formed.Type: ApplicationFiled: June 8, 2011Publication date: September 29, 2011Applicant: Panasonic CorporationInventors: Tomohiro Murata, Yutaka Hirose, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20110221027Abstract: Various embodiments of the present invention are direct to nanoscale, reconfigurable, memristor devices. In one aspect, a memristor device comprises an electrode (301,303) and an alloy electrode (502,602). The device also includes an active region (510,610) sandwiched between the electrode and the alloy electrode. The alloy electrode forms dopants in a sub-region of the active region adjacent to the alloy electrode. The active region can be operated by selectively positioning the dopants within the active region to control the flow of charge carriers between the electrode and the alloy electrode.Type: ApplicationFiled: January 26, 2009Publication date: September 15, 2011Inventors: Nathaniel J. Quitoriano, Douglas Ohlberg, Philip J. Kuekes, Jianhua Yang
-
Patent number: 8018021Abstract: A schottky diode may include a schottky junction including a well formed in a semiconductor substrate and a first electrode contacting the first well. The well may have a first conductivity type. A first ohmic junction may include a first junction region formed in the well and a second electrode contacting the first junction region. The first junction region may have a higher concentration of the first conductivity type than the well. A first device isolation region may be formed in the semiconductor substrate separating the schottky junction and the first ohmic junction. A well guard having a second conductivity type opposite to the first conductivity type may be formed in the well. At least a portion of the well guard may be formed under a portion of the schottky junction.Type: GrantFiled: April 19, 2010Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Shik Kim, Oh-Kyum Kwon, Myung-Hee Kim, Yong-Chan Kim, Hye-Young Park, Joon-Suk Oh
-
Patent number: 7981735Abstract: Provided are a Schottky barrier tunnel transistor and a method of manufacturing the same that are capable of minimizing leakage current caused by damage to a gate sidewall of the Schottky barrier tunnel transistor using a Schottky tunnel barrier naturally formed at a semiconductor-metal junction as a tunnel barrier. The method includes the steps of: forming a semiconductor channel layer on an insulating substrate; forming a dummy gate on the semiconductor channel layer; forming a source and a drain at both sides of the dummy gate on the insulating substrate; removing the dummy gate; forming an insulating layer on a sidewall from which the dummy gate is removed; and forming an actual gate in a space from which the dummy gate is removed. In manufacturing the Schottky barrier tunnel transistor using the dummy gate, it is possible to form a high-k dielectric gate insulating layer and a metal gate, and stable characteristics in silicidation of the metal layer having very strong reactivity can be obtained.Type: GrantFiled: May 4, 2009Date of Patent: July 19, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Yark Yeon Kim, Seong Jae Lee, Moon Gyu Jang, Chel Jong Choi, Myung Sim Jun, Byoung Chul Park
-
Publication number: 20110169124Abstract: An electrical device in which an interface layer is disposed between and in contact with a metal and a Si-based semiconductor, the interface layer being of a thickness effective to depin of the Fermi level of the semiconductor while still permitting current to flow between the metal and the semiconductor. The interface layer may include a layer of a passivating material (e.g., made from nitrogen, oxygen, oxynitride, arsenic, hydrogen and/or fluorine) and sometimes also includes a separation layer. In some cases, the interface layer may be a monolayer of a semiconductor passivating material. The interface layer thickness corresponds to a minimum specific contact resistance of less than or equal to 10 ?-?m2 or even less than or equal to 1 ?-?m2 for the electrical device.Type: ApplicationFiled: February 7, 2011Publication date: July 14, 2011Inventors: Daniel E. Grupp, Daniel J. Connelly
-
Publication number: 20110163409Abstract: A TMBS diode is disclosed. In an active portion and a voltage withstanding structure portion of the diode, an end portion trench surrounds active portion trenches. An active end portion which is an outer circumferential side end portion of an anode electrode is in contact with conductive polysilicon inside the end portion trench. A guard trench is separated from the end portion trench and surrounds it. A field plate provided on an outer circumferential portion of the anode electrode is separated from the anode electrode, and contacts both part of a surface of an n-type drift layer in a mesa region between the end portion trench and the guard trench and the conductive polysilicon formed inside the guard trench. The semiconductor device is high in withstand voltage without injection of minority carriers, and electric field intensity of a trench formed in an end portion of an active portion is relaxed.Type: ApplicationFiled: January 4, 2011Publication date: July 7, 2011Applicant: C/O FUJI ELECTRIC SYSTEMS CO., LTDInventors: Tomonori MIZUSHIMA, Michio NEMOTO
-
Patent number: 7939904Abstract: A semiconductor device has a semiconductor (e.g., a silicon substrate), an electrically conductive region (e.g., a source region and a drain region) which is in contact with the semiconductor to form a Schottky junction, and an insulator. The insulator is in contact with the semiconductor and the electrically conductive region, and has a fixed-charge containing region which contains a fixed charge and extends across a boundary between the semiconductor and the electrically conductive region.Type: GrantFiled: November 26, 2008Date of Patent: May 10, 2011Assignee: Sharp Kabushiki KaishaInventor: Kenji Kimoto
-
Publication number: 20110095301Abstract: There was a problem that it was difficult to manufacture silicon carbide semiconductor devices with suppressed variations in characteristics without increasing the number of process steps. A silicon carbide semiconductor device according to the present invention includes an N type SiC substrate and an N type SiC epitaxial layer as a silicon carbide semiconductor substrate of a first conductivity type, a plurality of recesses intermittently formed in a surface of the N type SiC epitaxial layer, P type regions as second-conductivity-type semiconductor layers formed in the N type SiC epitaxial layer in the bottoms of the plurality of recesses, and a Schottky electrode selectively formed over the surface of the N type SiC epitaxial layer, wherein the plurality of recesses all have an equal depth.Type: ApplicationFiled: June 22, 2010Publication date: April 28, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Yoichiro TARUI