With Ldd Structure Or Extension Or Offset Region Or Characterized By Doping Profile (epo) Patents (Class 257/E29.278)
-
Patent number: 7759745Abstract: A drain (7) includes a lightly-doped shallow impurity region (7a) aligned with a control gate (5), and a heavily-doped deep impurity region (7b) aligned with a sidewall film (8) and doped with impurities at a concentration higher than that of the lightly-doped shallow impurity region (7a). The lightly-doped shallow impurity region (7a) leads to improvement of the short-channel effect and programming efficiency. A drain contact hole forming portion (70) is provided to the heavily-doped impurity region (7b) to reduce the contact resistance at the drain (7).Type: GrantFiled: January 23, 2007Date of Patent: July 20, 2010Assignees: Fujitsu Limited, Spansion LLC, Advanced Micro Devices, Inc.Inventors: Hideki Komori, Hisayuki Shimada, Yu Sun, Hiroyuki Kinoshita
-
Patent number: 7755081Abstract: A dielectric material prepared from a siloxy/metal oxide hybrid composition, and electronic devices such as thin film transistors comprising such dielectric material are provided herein. The siloxy/metal oxide hybrid composition comprises a siloxy component such as, for example, a siloxane or silsesquioxane. The siloxy/metal oxide hybrid composition is useful for the preparation of dielectric layers for thin film transistors using solution deposition techniques.Type: GrantFiled: November 9, 2006Date of Patent: July 13, 2010Assignee: Xerox CorporationInventors: Yiliang Wu, Beng S. Ong, Ping Liu
-
Patent number: 7719011Abstract: An emissive device includes a substrate; a switching element disposed on a surface of the substrate; an insulating layer covering the switching element; a contact hole disposed in the insulating layer; a first electrode disposed on a surface of the insulating layer and electrically connected to the switching element via the contact hole in the insulating layer; a second electrode disposed at a side opposite the substrate with respect to the first electrode; a luminescent layer disposed between the first electrode and the second electrode; and a light shield disposed at a side from which light from the luminescent layer emerges and having a portion covering the contact hole when viewed in a direction perpendicular to the substrate.Type: GrantFiled: October 4, 2006Date of Patent: May 18, 2010Assignee: Seiko Epson CorporationInventor: Taehiko Kubota
-
Patent number: 7705358Abstract: It is an object to improve operation characteristics and reliability of a semiconductor device. A semiconductor device which includes an island-shaped semiconductor film having a channel-formation region, a first low-concentration impurity region, a second low-concentration impurity region, and a high-concentration impurity region including a silicide layer; a gate insulating film; a first gate electrode overlapping with the channel-formation region and the first low-concentration impurity region with the gate insulating film interposed therebetween; a second gate electrode overlapping with the channel-formation region with the gate insulating film and the first gate electrode interposed therebetween; and a sidewall formed on side surfaces of the first gate electrode and the second gate electrode. In the semiconductor device, a thickness of the gate insulating film is smaller in a region over the second low-concentration impurity region than in a region over the first low-concentration impurity region.Type: GrantFiled: December 14, 2007Date of Patent: April 27, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoru Okamoto, Keiichi Sekiguchi
-
Patent number: 7691691Abstract: Thin film transistors (TFT) and methods for making same. The TFTs generally comprise: (a) a semiconductor layer comprising source and drain terminals and a channel region therebetween; (b) a gate electrode comprising a gate and a gate dielectric layer between the gate and the channel region; (c) a first dielectric layer adjacent to the gate electrode and in contact with the source and drain terminals, the first dielectric layer comprising a material which comprises a dopant therein; and (d) an electrically functional source/drain extensions in the channel region, adjacent to the source and drain terminals, comprising a material which comprises the same dopant as the first dielectric layer.Type: GrantFiled: May 23, 2007Date of Patent: April 6, 2010Assignee: Kovio, Inc.Inventor: James Montague Cleeves
-
Patent number: 7687856Abstract: One embodiment of the present invention relates to a method for transistor matching. In this method, a channel is formed within a first transistor by applying a gate-source bias having a first polarity to the first transistor. The magnitude of a potential barrier in a pocket implant region of the first transistor is reduced by applying a body-source bias having the first polarity to the first transistor. Current flow is facilitated across the channel by applying a drain-source bias having the first polarity to the first transistor. Other methods and circuits are also disclosed.Type: GrantFiled: May 10, 2007Date of Patent: March 30, 2010Assignee: Texas Instruments IncorporatedInventors: Henry Litzmann Edwards, Tathagata Chatterjee, Mohamed Kamel Mahmoud, Xiaoju Wu
-
Patent number: 7683440Abstract: A drain (7) includes a lightly-doped shallow impurity region (7a) aligned with a control gate (5), and a heavily-doped deep impurity region (7b) aligned with a sidewall film (8) and doped with impurities at a concentration higher than that of the lightly-doped shallow impurity region (7a). The lightly-doped shallow impurity region (7a) leads to improvement of the short-channel effect and programming efficiency. A drain contact hole forming portion (70) is provided to the heavily-doped impurity region (7b) to reduce the contact resistance at the drain (7).Type: GrantFiled: January 23, 2007Date of Patent: March 23, 2010Assignees: Fujitsu Limited, Spansion LLC, Advanced Micro Devices, Inc.Inventors: Hideki Komori, Hisayuki Shimada, Yu Sun, Hiroyuki Kinoshita
-
Patent number: 7675126Abstract: There are provided a MOSFET and a method for fabricating the same. The MOSFET includes a semiconductor substrate, a first epitaxial layer in a predetermined location of the semiconductor substrate, a second epitaxial layer doped with high concentration impurity ions on the first epitaxial layer, a gate structure on the second epitaxial layer, and source/drain regions with lightly doped drain (LDD) regions. The first epitaxial layer supplies carriers to the second epitaxial layer so that short channel effects are reduced.Type: GrantFiled: December 29, 2005Date of Patent: March 9, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Yong Soo Cho
-
Patent number: 7667287Abstract: Provided are a thin film transistor (TFT) capable of increasing ON current and decreasing OFF current values, a TFT substrate having the polysilicon TFT, a method of fabricating the polysilicon TFT, and a method of fabricating a TFT substrate having the polysilicon TFT. The polysilicon TFT substrate includes a gate line and a data line defining a pixel region, a pixel electrode formed in the pixel region, and a TFT including a gate electrode connected to the gate line, a source electrode connected to the data line, a drain electrode connected to the pixel electrode, and a polysilicon active layer forming a channel between the source and drain electrodes. The polysilicon active layer includes a channel region on which the gate electrode is superposed, source and drain regions connected to the source and drain electrode, respectively, and at least two lightly doped drain (LDD) regions y formed between the source region and the channel region and between the drain region and the channel region.Type: GrantFiled: February 8, 2006Date of Patent: February 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Chun Gi You
-
Patent number: 7663189Abstract: A semiconductor device is created in a doped silicon layer at most one-tenth of a micrometer thick formed on and having an interface with a sapphire substrate. An oppositely doped source region is formed in the silicon layer. A gate electrode is formed above part of the silicon layer. A diffusion layer doped with the same type of impurity as the source region but at a lower concentration is formed in the silicon layer, extending into a first area beneath the gate electrode, functioning as a drain region or as a lightly-doped extension of a more heavily doped drain region. The depth of this diffusion layer is less than the thickness of the silicon layer. This comparatively shallow diffusion depth reduces current leakage by inhibiting the formation of a back channel.Type: GrantFiled: November 29, 2005Date of Patent: February 16, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Koichi Fukuda
-
Patent number: 7659171Abstract: A method for forming a borderless contact for a semiconductor FET (Field Effect Transistor) device, the method comprising, forming a gate conductor stack on a substrate, forming spacers on the substrate, such that the spacers and the gate conductor stack partially define a volume above the gate conductor stack, wherein the spacers are sized to define the volume such that a stress liner layer deposited on the gate conductor stack substantially fills the volume, depositing a liner layer on the substrate, the spacers, and the gate conductor stack, depositing a dielectric layer on the liner layer, etching to form a contact hole in the dielectric layer, etching to form the contact hole in the liner layer, such that a portion of a source/drain diffusion area formed in the substrate is exposed and depositing contact metal in the contact hole.Type: GrantFiled: September 5, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Steven J Holmes, David V Horak, Charles W. Koburger, III
-
Patent number: 7655991Abstract: Sidewall spacers on the gate of a MOS device are formed from stressed material so as to provide strain in the channel region of the MOS device that enhances carrier mobility. In a particular embodiment, the MOS device is in a CMOS cell that includes a second MOS device. The first MOS device has sidewall spacers having a first (e.g., tensile) type of residual mechanical stress, and the second MOS device has sidewall spacers having a second (e.g., compressive) type of residual mechanical stress. Thus, carrier mobility is enhanced in both the PMOS portion and in the NMOS portion of the CMOS cell.Type: GrantFiled: September 8, 2005Date of Patent: February 2, 2010Assignee: XILINX, Inc.Inventors: Deepak Kumar Nayak, Yuhao Luo
-
Patent number: 7655513Abstract: After crystallization of a semiconductor film is performed by irradiating first laser light (energy density of 400 to 500 mJ/cm2) in an atmosphere containing oxygen, an oxide film formed by irradiating the first laser light is removed. It is next performed to irradiate second laser light under an atmosphere that does not contain oxygen (at a higher energy density than that of the first laser light irradiation), thus to increase the flatness of the semiconductor film.Type: GrantFiled: November 6, 2007Date of Patent: February 2, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Setsuo Nakajima, Hidekazu Miyairi
-
Patent number: 7642607Abstract: A MOS device having reduced recesses under a gate spacer and a method for forming the same are provided. The MOS device includes a gate structure overlying the substrate, a sidewall spacer on a sidewall of the gate structure, a recessed region having a recess depth of substantially less than about 30 ? underlying the sidewall spacer, and a silicon alloy region having at least a portion in the substrate and adjacent the recessed region. The silicon alloy region has a thickness of substantially greater than about 30 nm. A shallow recess region is achieved by protecting the substrate when a hard mask on the gate structure is removed. The MOS device is preferably a pMOS device.Type: GrantFiled: December 27, 2005Date of Patent: January 5, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Wang, Ta-Wei Wang
-
Patent number: 7619288Abstract: A method for manufacturing a thin film transistor substrate includes a step of forming a plurality of island-like semiconductor films above an insulating transparent substrate; a step of forming a gate insulating film on each of the island-like semiconductor films; a step of forming first conductivity type LDD regions on both sides in the first island-like semiconductor film by leaving a channel region and forming a first conductivity type normally-on channel region having an impurity density equivalent to that of the LDD region in the second island-like semiconductor film; a step of forming a first gate electrode partially covering the LDD region and forming a second gate electrode above the normally-on channel region, and a step of forming a first conductivity type source/drain region having an impurity density higher than that of the LDD region in regions on the both sides of the gate electrode.Type: GrantFiled: May 16, 2006Date of Patent: November 17, 2009Assignee: Sharp Kabushiki KaishaInventor: Kazushige Hotta
-
Patent number: 7615822Abstract: A transistor has a source that includes a first impurity region with a first volume and a first surface area on a surface of the transistor. The transistor also has a drain that includes a second impurity region with a second volume and a second surface area on a surface of the transistor, a third impurity region with a third volume that overlaps and extends deeper than the second volume of the second impurity region, and a fourth impurity region with a fourth volume and a third surface area. The third surface area is located in the second surface area of the second impurity region. Additionally, the second and third impurity regions have a lower concentration of impurities than the fourth impurity region. The transistor also has a gate to control a depletion region between the source and the drain.Type: GrantFiled: December 23, 2002Date of Patent: November 10, 2009Assignee: Volterra Semiconductor CorporationInventor: Marco A. Zuniga
-
Patent number: 7612378Abstract: A silicon nitride film and a silicon oxide film are formed on a glass substrate. On the silicon oxide film is formed a thin film transistor including a source region, a drain region, a channel region having a predetermined channel length, an LDD region and GOLD region having an impurity concentration higher than the impurity concentration of the channel region and lower than the impurity concentration of the source and drain regions, a gate insulation film, and a gate electrode. The gate electrode is formed to overlap in plane with the channel region and the GOLD region. Accordingly, a semiconductor device and an image display apparatus directed to improving source-drain breakdown voltage are obtained.Type: GrantFiled: March 16, 2006Date of Patent: November 3, 2009Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshihiko Toyoda, Naoki Nakagawa, Taro Yoshino
-
Patent number: 7598146Abstract: A semiconductor structure comprises a silicon substrate of a first conductivity type including wells of a second conductivity type formed on a surface thereof. The wells may be laterally isolated by shallow trench isolation. Transistors are formed in the wells by first forming several chemically distinct layers. Anisotropic etching then forms openings in a top one of the layers. A blanket dielectric layer is formed in the openings and on the layers. Anisotropic etching removes portions of the blanket dielectric layer from planar surfaces of the substrate but not from sidewalls of the openings to form dielectric spacers separated by gaps within the openings. Gate oxides are formed by oxidation of exposed areas of the substrate. Ion implantation forms channels beneath the gate oxides. Polysilicon deposition followed by chemical-mechanical polishing defines gates in the gaps. The chemically distinct layers are then stripped without removing the dielectric spacers.Type: GrantFiled: August 31, 2006Date of Patent: October 6, 2009Assignee: STMicroelectronics, Inc.Inventor: Robert Louis Hodges
-
Patent number: 7592628Abstract: A system for displaying images comprises a thin film transistor (TFT) device comprising first and second active layers disposed on a substrate in the driving circuit region and in the pixel region, respectively. Each active layer comprises a channel region, a source/drain region and a lightly doped region formed therebetween. Two gate structures are disposed on the first and second active layers, respectively. Each gate structure comprises a stacked first and second gate dielectric layers and a gate layer, and the second gate dielectric layer has a length shorter than that of the first gate dielectric layer but longer than the gate length of the gate layer. The lightly doped region of the first active layer has a length different from that of the second active layer.Type: GrantFiled: July 21, 2006Date of Patent: September 22, 2009Assignee: TPO Displays Corp.Inventors: Yoshihiro Morimoto, Ryan Lee
-
Patent number: 7582933Abstract: A base layer is formed on an insulating substrate, and a semiconductor layer is formed in localized fashion thereon. A gate insulating film is then formed so as to cover the semiconductor layer, and a gate electrode is formed on a portion of the gate insulating film. An impurity is then implanted into the semiconductor layer via the gate insulating film, and a source region, a drain region, and an LDD region are formed. The gate insulating film is etched with dilute hydrofluoric acid. An electrode-protecting insulating film is then formed so as to cover the gate electrode, and the entire surface of the surface layer portion of the electrode-protecting insulating film is etched away using dilute hydrofluoric acid. Carrier traps introduced into the electrode-protecting insulating film and the gate insulating film are thereby removed.Type: GrantFiled: July 11, 2006Date of Patent: September 1, 2009Assignees: NEC Corporation, NEC LCD Technologies, LtdInventors: Shigeru Mori, Takahiro Korenari, Tadahiro Matsuzaki, Hiroshi Tanabe
-
Patent number: 7569856Abstract: A TFT formed on an insulating substrate source, drain and channel regions, a gate insulating film formed on at least the channel region and a gate electrode formed on the gate insulating film. Between the channel region and the drain region, a region having a higher resistivity is provided in order to reduce an Ioff current. A method for forming this structure comprises the steps of anodizing the gate electrode to form a porous anodic oxide film on the side of the gate electrode; removing a portion of the gate insulating using the porous anodic oxide film as a mask so that the gate insulating film extends beyond the gate electrode but does not completely cover the source and drain regions. Thereafter, an ion doping of one conductivity element is performed. The high resistivity region is defined under the gate insulating film.Type: GrantFiled: March 14, 2005Date of Patent: August 4, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshimitsu Konuma, Akira Sugawara, Yukiko Uehara, Hongyong Zhang, Atsunori Suzuki, Hideto Ohnuma, Naoaki Yamaguchi, Hideomi Suzawa, Hideki Uochi, Yasuhiko Takemura
-
Patent number: 7569854Abstract: A p channel TFT of a driving circuit has a single drain structure and its n channel TFT, an LDD structure. A pixel TFT has the LDD structure. A pixel electrode disposed in a pixel unit is connected to the pixel TFT through a hole bored in at least a protective insulation film formed of an inorganic insulating material and formed above a gate electrode of the pixel TFT, and in an inter-layer insulation film disposed on the insulation film in close contact therewith. These process steps use 6 to 8 photo-masks.Type: GrantFiled: June 18, 2004Date of Patent: August 4, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Jun Koyama
-
Patent number: 7563658Abstract: The present invention relates to a method for manufacturing a semiconductor film, including the steps of forming a transparent conductive film, forming a first conductive film over the transparent conductive film, forming a second conductive film over the first conductive film, etching the second conductive film with a gas including chlorine, and etching the first conductive film with a gas including fluorine. During etching of the second conductive film with a gas including chlorine, the transparent conductive film is protected by the first conductive film. During etching of the first conductive film with the gas including fluorine, the transparent conductive film does not react with the gas including fluorine. Therefore, no particle is formed.Type: GrantFiled: December 22, 2005Date of Patent: July 21, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Akihiro Ishizuka, Satoru Okamoto, Shigeharu Monoe, Shunpei Yamazaki
-
Patent number: 7560734Abstract: In a semiconductor device, typically an active matrix display device, the structure of TFTs arranged in the respective circuits are made suitable in accordance with the function of the circuit, and along with improving the operating characteristics and the reliability of the semiconductor device, the manufacturing cost is reduced and the yield is increased by reducing the number of process steps.Type: GrantFiled: December 19, 2005Date of Patent: July 14, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Koji Ono, Hideomi Suzawa, Tatsuya Arao
-
Patent number: 7528466Abstract: A copper gate electrode, applied in a thin-film-transistor liquid crystal display (LCD) device, at least comprises a patterned copper layer formed on a glass substrate, and a barrier layer formed on the patterned copper layer. The barrier layer comprises at least one of nitrogen and phosphorus, or comprises an alloy formularized as M1M2R wherein M1 is cobalt (Co) or molybdenum (Mo), M2 is tungsten (W), molybdenum (Mo), rhenium (Re) or vanadium (V), and R is boron (B) or phosphorus (P).Type: GrantFiled: July 12, 2005Date of Patent: May 5, 2009Assignee: AU Optronics Corp.Inventors: Yu-Wei Liu, Wen-Ching Tsai, Kuo-Yu Huang, Hui-Fen Lin
-
Patent number: 7525158Abstract: A TFT formed on an insulating substrate source, drain and channel regions, a gate insulating film formed on at least the channel region and a gate electrode formed on the gate insulating film. Between the channel region and the drain region, a region having a higher resistivity is provided in order to reduce an Ioff current. A method for forming this structure comprises the steps of anodizing the gate electrode to form a porous anodic oxide film on the side of the gate electrode; removing a portion of the gate insulating using the porous anodic oxide film as a mask so that the gate insulating film extends beyond the gate electrode but does not completely cover the source and drain regions. Thereafter, an ion doping of one conductivity element is performed. The high resistivity region is defined under the gate insulating film.Type: GrantFiled: July 20, 2004Date of Patent: April 28, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshimitsu Konuma, Akira Sugawara, Yukiko Uehara, Hongyong Zhang, Atsunori Suzuki, Hideto Ohnuma, Naoaki Yamaguchi, Hideomi Suzawa, Hideki Uochi, Yasuhiko Takemura
-
Patent number: 7525135Abstract: On a poly-silicon layer formed on a glass substrate, a gate electrode is formed via a gate insulation film. After forming an impurity-doped region in the poly-silicon layer using the gate electrode as a mask, an insulation layer is formed on the gate electrode and an insulation film is then formed covering these. At this stage, a step which is low in a periphery of the gate electrode but high in a center of the gate electrode is formed in the surface of the insulation layer which formed on the gate electrode, ensuring that the insulation layer and the insulation film on the center of the gate electrode attain a higher reflectance of laser beam than the insulation film and the gate insulation layer on the impurity-doped region do.Type: GrantFiled: July 8, 2005Date of Patent: April 28, 2009Assignee: NEC CorporationInventor: Daisuke Iga
-
Patent number: 7517767Abstract: Embodiments of the present invention provide a method of forming a conductive stud contacting a semiconductor device. The method includes forming a protective layer covering the semiconductor device; selectively etching an opening down through the protective layer reaching a contact area of the semiconductor device, the opening being away from a protected area of the semiconductor device; and filling the opening with a conductive material to form the conductive stud. One embodiment may further include forming a dielectric liner directly on top of the semiconductor device, and forming the protective layer on top of the dielectric liner. Embodiments of the present invention also provide a semiconductor device made thereof.Type: GrantFiled: November 14, 2006Date of Patent: April 14, 2009Assignees: International Business Machines Corporation, Infineon AGInventors: Thomas W. Dyer, Sunfei Fang, Jiang Yan
-
Patent number: 7491593Abstract: An exemplary method for fabricating a thin film transistor array substrate (200) includes: providing an insulating substrate (201); coating a transparent conductive layer (202) and a gate metal layer (203) on the substrate; forming a gate electrode (213) and a pixel electrode (212) using a first photo-mask process; forming a gate insulating layer (204), an amorphous silicon layer (205), a doped amorphous silicon layer (206), and a source/drain metal layer (207) on the substrate; forming a plurality of source electrodes (227) and a plurality of drain electrodes (228) using a second photo-mask process; depositing a metal layer (208) on the substrate and the pixel electrodes; and forming a passivation layer (209) on the source electrodes, the drain electrodes and the channels and a plurality of metal contact layers (218) using a third photo-mask process.Type: GrantFiled: November 10, 2006Date of Patent: February 17, 2009Assignee: Innolux Display Corp.Inventor: Yao-Nan Lin
-
Patent number: 7474002Abstract: In the semiconductor device having a structure in which a plurality of layers are built-up by layers made of different materials or layers including various formed patterns, it is an object to provide a method which smoothing surface can be achieved without a polishing treatment by CMP method or a smoothing process by depositing a SOG film, a substrate material is not chosen, and the smoothing is simple and easy. In the semiconductor device in which a plurality of different layers are formed, smoothing surface can be achieved without the polishing treatment by the CMP method or the smoothing process by depositing the SOG film to a dielectric film formed on a dielectric film and a wring (electrode) or a semiconductor layer in a manner that an aperture portion is formed in the dielectric film, the wring (electrode) or the semiconductor layer is formed in the aperture portion.Type: GrantFiled: October 17, 2002Date of Patent: January 6, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Akira Ishikawa
-
Patent number: 7456430Abstract: The invention primarily provides gate electrodes and gate wirings permitting large-sized screens for active matrix-type display devices, wherein, in order to achieve this object, the construction of the invention is a semiconductor device having, on the same substrate, a pixel TFT provided in a display region and a driver circuit TFT provided around the display region, wherein the gate electrodes of the pixel TFT and the driver circuit TFT are formed from a first conductive layer, the gate electrodes are in electrical contact through connectors with gate wirings formed from a second conductive layer, and the connectors are provided outside the channel-forming regions of the pixel TFT and the driver circuit TFT.Type: GrantFiled: April 7, 2000Date of Patent: November 25, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Toru Takayama, Toshiji Hamatani
-
Patent number: 7456911Abstract: An unstable factor that the orientation of liquid crystal is fixed and left after a drive power source is turned off is reduced, preferable display quality is realized, and long term reliability is improved. After the drive power source is turned off, in order to block an electric field produced by charges left in a first electrode (485), a second electrode 492 is provided to overlap the first electrode. The first electrode is overlapped at 70% or more of its area with the second electrode. In addition, when the first electrode is used as an electrode composing a retaining capacitor 505, the retaining capacitor is overlapped at 90% or more of its area with the second electrode.Type: GrantFiled: August 10, 2001Date of Patent: November 25, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shingo Eguchi, Rumo Satake
-
Patent number: 7446392Abstract: An electronic device is provided using wiring comprising aluminum to prevent hillock or whisker from generating, wherein the wiring contains oxygen atoms at a concentration of 8×1018 atoms·cm?3 or less, carbon atoms at a concentration of 5×1018 atoms·cm?3 or less, and nitrogen atoms at a concentration of 7×1017 atoms·cm?3 or less; furthermore, a silicon nitride film is formed on the aluminum gate, and an anodic oxide film is formed on the side planes thereof.Type: GrantFiled: November 19, 2007Date of Patent: November 4, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto
-
Patent number: 7442956Abstract: To provide an organic EL device capable of making uniform a dry speed of a liquid material coated in a display area. There is provided an organic EL device in which a plurality of pixels XR, XG, XB is arranged in an effective display area of a substrate and each of the pixels XR, XG, XB is provided with a first organic EL element having a functional film formed by a liquid phase method, wherein a dummy area D having a plurality of dummy pixels D1R, D1G, D1B, D2R, D2G, D2B for inspection of characteristics is provided around the effective display area and each dummy pixel is provided with a second organic EL element having a functional film formed using the same process as the functional film of the first organic EL element.Type: GrantFiled: March 30, 2005Date of Patent: October 28, 2008Assignee: Seiko Epson CorporationInventor: Tadashi Yamada
-
Publication number: 20080246098Abstract: Generally, the present invention provides a variable thickness gate oxide anti-fuse transistor device that can be employed in a non-volatile, one-time-programmable (OTP) memory array application. The anti-fuse transistor can be fabricated with standard CMOS technology, and is configured as a standard transistor element having a source diffusion, gate oxide, polysilicon gate and optional drain diffusion. The variable gate oxide underneath the polysilicon gate consists of a thick gate oxide region and a thin gate oxide region, where the thin gate oxide region acts as a localized breakdown voltage zone. A conductive channel between the polysilicon gate and the channel region can be formed in the localized breakdown voltage zone during a programming operation. In a memory array application, a wordline read current applied to the polysilicon gate can be sensed through a bitline connected to the source diffusion, via the channel of the anti-fuse transistor.Type: ApplicationFiled: June 16, 2008Publication date: October 9, 2008Applicant: SIDENSE CORP.Inventor: Wlodek KURJANOWICZ
-
Patent number: 7417252Abstract: The present invention discloses a high-speed flat panel display with a long lifetime, wherein thin film transistors in a pixel array portion in which a plurality of pixels are arranged and a driving circuit portion for driving the pixels of the pixel array portion, have different resistance values than each other or have different geometric structures than each other. The flat panel display comprises a pixel array portion where a plurality of pixels are arranged, and a driving circuit portion for driving the pixels of the pixel array portion. The thin film transistors in the pixel array portion and the driving circuit portion have different resistance values in their gate regions or drain regions than each other, or have different geometric structures than each other. One of the thin film transistors in the pixel array portion and the thin film transistors in the driving circuit has zigzag shape in its gate region or drain region or has an offset region.Type: GrantFiled: April 14, 2004Date of Patent: August 26, 2008Assignee: Samsung SDI Co., Ltd.Inventors: Jae-Bon Koo, Ji-Yong Park, Sang-Il Park, Ki-Yong Lee, Ul-Ho Lee
-
Patent number: 7411215Abstract: To achieve promotion of stability of operational function of display device and enlargement of design margin in circuit design, in a display device including a pixel portion having a semiconductor element and a plurality of pixels provided with pixel electrodes connected to the semiconductor element on a substrate, the semiconductor element includes a photosensitive organic resin film as an interlayer insulating film, an inner wall face of a first opening portion provided at the photosensitive organic resin film is covered by a second insulating nitride film, a second opening portion provided at an inorganic insulating film is provided on an inner side of the first opening portion, the semiconductor and a wiring are connected through the first opening portion and the second opening portion and the pixel electrode is provided at a layer on a lower side of an activation layer.Type: GrantFiled: April 14, 2003Date of Patent: August 12, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masahiko Hayakawa, Satoshi Murakami, Shunpei Yamazaki, Kengo Akimoto
-
Patent number: 7410842Abstract: A method for fabricating a thin film transistor for an LCD device is presented that uses six mask processes. Portions of a semiconductor layer formed on a substrate are doped with first and second impurities in different regions. A conductive layer is deposited and the conductive and semiconductor layers patterned together by diffraction exposure using a diffraction pattern mask to define source and drain regions and an activate region. Ashing is performed and portions of the conductive layer removed to form the source, drain and channel. A gate insulating layer is formed on the substrate and gates are formed on the gate insulating layer. A passivation film is formed on the substrate and a pixel contact hole exposing one of the drains is etched. A pixel electrode is then deposited such that the pixel electrode is connected to the drain through the pixel contact hole.Type: GrantFiled: August 19, 2005Date of Patent: August 12, 2008Assignee: LG. Display Co., LtdInventor: Kum-Mi Oh
-
Patent number: 7396765Abstract: A method of fabricating a liquid crystal display device according to an embodiment of the present invention includes forming first and second conductive layers on a substrate, wherein the first layer is transparent; patterning the second conductive layer and the first conductive layer using the photo-resist pattern as a mask; etching at least one lateral part of the patterned second conductive layer using the photo-resist pattern as a mask; and removing the remaining photo-resist pattern.Type: GrantFiled: October 21, 2005Date of Patent: July 8, 2008Assignee: LG Display Co., Ltd.Inventors: Dai Yun Lee, Yong In Park
-
Patent number: 7365402Abstract: An LDMOS semiconductor transistor structure comprises a substrate having an epitaxial layer of a first conductivity type, a source region extending from a surface of the epitaxial layer of a second conductivity type, a lightly doped drain region within the epitaxial layer of a second conductivity type, a channel located between the drain and source regions, and a gate arranged above the channel within an insulating layer, wherein the lightly doped drain region comprises an implant region of the first conductivity type extending from the surface of the epitaxial layer into the epitaxial layer covering an end portion of the lightly doped drain region next to the gate.Type: GrantFiled: January 6, 2005Date of Patent: April 29, 2008Assignee: Infineon Technologies AGInventor: Gordon Ma
-
Patent number: 7352003Abstract: An electro-optical device, such as a camera, includes a display unit having a thin film transistor including a source region, a drain region, a channel region formed between the source and drain regions, and a LDD region formed between the channel region and at least one of the source and drain regions. The LDD region may include first and second regions having different impurity concentrations. An impurity concentration may change continuously in the LDD region.Type: GrantFiled: August 16, 2004Date of Patent: April 1, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hongyong Zhang
-
Patent number: 7348599Abstract: A p channel TFT of a driving circuit has a single drain structure and its n channel TFT, a GOLD structure or an LDD structure. A pixel TFT has the LDD structure. A pixel electrode disposed in a pixel portion is connected to the pixel TFT through a hole bored in at least a protective insulation film formed of an inorganic insulating material and formed above a gate electrode of the pixel TFT, and in an interlayer insulating film disposed on the insulation film in close contact therewith. These process steps use 6 to 8 photo-masks.Type: GrantFiled: October 15, 2004Date of Patent: March 25, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Jun Koyama
-
Patent number: 7335540Abstract: A low temperature polysilicon thin film transistor and method of manufacturing the same is provided. The low temperature polysilicon thin film transistor comprises a channel region. Among others, one feature of the method according to the present invention is the performance of a plasma treatment to adjust the threshold voltage of the low temperature polysilicon thin film transistor. Because the threshold voltage of the low temperature polysilicon thin film transistor can be adjusted through a plasma treatment, the manufacturing process is more flexible.Type: GrantFiled: August 7, 2003Date of Patent: February 26, 2008Assignee: Au Optronics CorporationInventors: Chia-Tien Peng, Ming-Wei Sun
-
Publication number: 20080035932Abstract: A thin film transistor (TFT) having a lightly doped drain (LDD) structure includes a lightly doped drain (LDD) region formation pattern, an active layer formed in an uneven structure on the LDD region formation pattern, and having a source region and a drain region having an LDD region. A gate electrode may be formed on a gate insulating layer, and source and drain electrodes are coupled to the source and drain regions.Type: ApplicationFiled: August 1, 2007Publication date: February 14, 2008Applicant: SAMSUNG SDI CO., LTD.Inventor: Sang-Hun OH
-
Patent number: 7321151Abstract: An extension region is formed by ion implantation under masking by a gate electrode, and then a substance having a diffusion suppressive function over an impurity contained in a source-and-drain is implanted under masking by the gate electrode and a first sidewall spacer so as to form amorphous layers a semiconductor substrate within a surficial layer thereof and in alignment with the first sidewall spacer, to thereby form an amorphous diffusion suppressive region.Type: GrantFiled: March 16, 2004Date of Patent: January 22, 2008Assignee: Fujitsu LimitedInventors: Takashi Saiki, Hiroyuki Ohta, Hiroyuki Kanata
-
Publication number: 20070275532Abstract: A semiconductor structure in which the poly depletion and parasitic capacitance problems with poly-Si gate are reduced is provided as well as a method of making the same. The structure includes a thin poly-Si gate and optimized deep source/drain doping. The method changes the sequence of the different implantations steps and makes it possible to fabricate the structure without having dose loss or doping penetration problems. In accordance with the present invention, a sacrificial hard mask capping layer is used to block the high energy implantation and a 3-1 spacer (off-set spacer, first spacer and second spacer) scheme is used to optimize the source/drain doping profile. With this approach, the dose implanted into the thin poly-Si gate can be increased while the deep source/drain implantation can be optimized without worrying about the penetration problem.Type: ApplicationFiled: May 24, 2006Publication date: November 29, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dureseti Chidambarrao, Yaocheng Liu, Kern Rim
-
Patent number: 7291523Abstract: After crystallization of a semiconductor film is performed by irradiating first laser light (energy density of 400 to 500 mJ/cm2) in an atmosphere containing oxygen, an oxide film formed by irradiating the first laser light is removed. It is next performed to irradiate second laser light under an atmosphere that does not contain oxygen (at a higher energy density than that of the first laser light irradiation), thus to increase the flatness of the semiconductor film.Type: GrantFiled: January 3, 2006Date of Patent: November 6, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Setsuo Nakajima, Hidekazu Miyairi
-
Publication number: 20070200139Abstract: A multi-gate structure is used and a width (d1) of a high concentration impurity region sandwiched by two channel forming regions in a channel length direction is set to be shorter than a width (d2) of low concentration impurity regions in the channel length direction. Thus, a resistance of the entire semiconductor layer of a TFT which is in an on state is reduced to increase an on current. In addition, a carrier life time due to photoexcitation produced in the high concentration impurity region can be shortened to reduce light sensitivity.Type: ApplicationFiled: April 27, 2007Publication date: August 30, 2007Inventors: Hiroshi Shibata, Shinji Maekawa
-
Patent number: 7235843Abstract: The use of a carbon implant, in addition to the conventional fluorine implant, may significantly reduce the transient enhanced diffusion in P-type source drain extension regions. As a result, resistivity may be reduced, and dopant density may be increased, increasing current drive in some embodiments.Type: GrantFiled: January 5, 2006Date of Patent: June 26, 2007Assignee: Intel CorporationInventors: Aaron O. Vanderpool, Mitchell C. Taylor
-
Patent number: 7221021Abstract: A high voltage device with retrograde well is disclosed. The device comprises a substrate, a gate region formed on the substrate, and a retrograde well placed in the substrate next to the gate region, wherein the retrograde well reduces a dopant concentration on the surface of the substrate, thereby minimizing damages to the gate region.Type: GrantFiled: June 25, 2004Date of Patent: May 22, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Ming Wu, Chen-Bau Wu, Ruey-Hsin Liu, Shun-Liang Hsu