With Charge Trapping Gate Insulator (e.g., Mnos-memory Transistors) (epo) Patents (Class 257/E29.309)
-
Patent number: 8796129Abstract: Provided is an excellent nonvolatile storage device having advantageous in miniaturization and less variation in initial threshold value, and exhibiting a high writing efficiency, without an erasing failure and a retention failure. The nonvolatile storage device is characterized by including a film stack extending from between a semiconductor substrate and a gate electrode onto at least a surface of the gate electrode lying on a first impurity diffusion region side, the film stack including a charge accumulating layer and a tunnel insulating film sequentially from a gate electrode side.Type: GrantFiled: November 29, 2012Date of Patent: August 5, 2014Assignee: NEC CorporationInventor: Yukihide Tsuji
-
Patent number: 8791523Abstract: A nonvolatile semiconductor storage device includes: a structural body; semiconductor layers; a memory film; a connecting member; and a conductive member. The structural body is provided above a memory region of a substrate including the memory region and a non-memory region, and includes electrode films stacked along a first axis perpendicular to a major surface of the substrate. The semiconductor layers penetrate through the structural body along the first axis. The memory film is provided between the electrode films and the semiconductor layer. The connecting member is provided between the substrate and the structural body and connected to respective end portions of two adjacent ones of the semiconductor layers. The conductive member is provided between the substrate and the connecting member, extends from the memory region to the non-memory region, includes a recess provided above the non-memory region, and includes a first silicide portion provided in the recess.Type: GrantFiled: March 16, 2012Date of Patent: July 29, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hiromitsu Iino, Tadashi Iguchi
-
Patent number: 8791520Abstract: Provided are nonvolatile memory devices and a method of forming the same. A tunnel insulating pattern is provided on a substrate, and a floating gate is provided on the tunnel insulating pattern. A floating gate cap having a charge trap site is provided on the floating gate, and a gate dielectric pattern is provided on the floating gate cap. A control gate is provided on the gate dielectric pattern.Type: GrantFiled: January 7, 2011Date of Patent: July 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jaeduk Lee, Albert Fayrushin, ByungKyu Cho, Jungdal Choi, Sunghoi Hur, Kwang Soo Seol, Dohyun Lee
-
Patent number: 8791522Abstract: A non-volatile memory and a manufacturing method thereof are provided. A first oxide layer having a protrusion is formed on a substrate. A pair of doped regions is formed in the substrate at two sides of the protrusion. A pair of charge storage spacers is formed on the sidewalls of the protrusion. A second oxide layer is formed on the first oxide layer and the charge storage spacers. A conductive layer is formed on the second oxide layer.Type: GrantFiled: October 12, 2011Date of Patent: July 29, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Chieh Cheng, Shih-Guei Yan, Cheng-Hsien Cheng, Wen-Jer Tsai
-
Patent number: 8786004Abstract: A three-dimensional stacked flash memory array having cut-off gate line and a fabricating method of the same are provided. The flash memory array enables to operate two memory cells by each word line, to produce a high integrity without limitation by vertical stacks of word lines, to increase operating speed and uniformity of electrical property between cells by using a single crystal substrate as a channel region, and to reduce a fabricating cost to a great amount by a fabricating method which is including steps of forming a plurality of trenches in a semiconductor substrate and stacking repeatedly a conductive material interlaid with an insulating layer from bottom of each trench to form a cut-off gate line and a plurality of word lines.Type: GrantFiled: February 9, 2011Date of Patent: July 22, 2014Assignee: SNU R&DB FoundationInventors: Byung-Gook Park, Seongjae Cho, Won Bo Shim
-
Patent number: 8779503Abstract: According to one embodiment, a nonvolatile semiconductor memory includes a semiconductor layer, a first insulating layer on the semiconductor layer, a charge storage layer on the first insulating layer, a second insulating layer on the charge storage layer, and a control gate electrode on the second insulating layer. The second insulating layer comprises a stacked structure provided in order of a first lanthanum aluminate layer, a lanthanum aluminum silicate layer and a second lanthanum aluminate layer from the charge storage layer side to the control gate electrode side.Type: GrantFiled: March 20, 2012Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Akira Takashima
-
Patent number: 8779501Abstract: Provided is an ultra highly-integrated flash memory cell device. The cell device includes a semiconductor substrate, a first doping semiconductor area formed on the semiconductor substrate, a second doping semiconductor area formed on the first doping semiconductor area, and a tunneling insulating layer, a charge storage node, a control insulating layer, and a control electrode which are sequentially formed on the second doping semiconductor area. The first and second doping semiconductor areas are doped with impurities of the different semiconductor types According to the present invention, it is possible to greatly improve miniaturization characteristics and performance of the cell devices in conventional NOR or NAND flash memories. Unlike conventional transistor type cell devices, the cell device according to the present invention does not have a channel and a source/drain.Type: GrantFiled: May 8, 2009Date of Patent: July 15, 2014Assignee: SNU R&DB FoundationInventor: Jong-Ho Lee
-
Patent number: 8772858Abstract: A vertical channel memory including a substrate, a channel, a multi-layer structure, a gate, a first terminal and a second terminal is provided. The channel protrudes from the substrate and has a top surface and two vertical surfaces. The multi-layer structure is disposed on the two vertical surfaces of the channel. The gate straddling multi-layer structure is positioned above the two vertical surfaces of the channel. The first terminal and the second terminal are respectively positioned at two sides of the channel opposing to the gate.Type: GrantFiled: April 17, 2007Date of Patent: July 8, 2014Assignee: Macronix International Co., Ltd.Inventors: Tzu-Hsuan Hsu, Hang-Ting Lue
-
Patent number: 8772859Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a first stacked body, a second stacked body, a memory film, a gate insulating film, and a channel body. The first stacked body has a plurality of electrode layers and a plurality of first insulating layers. The second stacked body has a selector gate and a second insulating layer. The memory film is provided on a sidewall of a first hole. The gate insulating film is provided on a sidewall of a second hole. The channel body is provided on an inner side of the memory film and on an inner side of the gate insulating film. A step part is provided between a side face of the selector gate and the second insulating layer. A region positioned near a top end of the selector gate of the channel body is silicided.Type: GrantFiled: March 8, 2012Date of Patent: July 8, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Masaaki Higuchi
-
Patent number: 8766326Abstract: A field-effect transistor or a single electron transistor is used as sensors for detecting a detection target such as a biological compound. A substrate has a first side and a second side, the second side being opposed to the first side. A source electrode is disposed on the first side of the substrate and a drain electrode disposed on the first side of the substrate, and a channel forms a current path between the source electrode and the drain electrode. An interaction-sensing gate is disposed on the second side of the substrate, the interaction-sensing gate having a specific substance that is capable of selectively interacting with the detection target. A gate for applying a gate voltage adjusts a characteristic of the transistor as the detection target changes the characteristic of the transistor when interacting with the specific substance.Type: GrantFiled: July 24, 2012Date of Patent: July 1, 2014Assignee: Japan Science and Technology AgencyInventors: Kazuhiko Matsumoto, Atsuhiko Kojima, Satoru Nagao, Masanori Katou, Yutaka Yamada, Kazuhiro Nagaike, Yasuo Ifuku, Hiroshi Mitani
-
Patent number: 8759897Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a stacked structural unit, a semiconductor pillar, a memory layer, an inner insulating film, an outer insulating film and a cap insulating film. The unit includes a plurality of electrode films stacked alternately in a first direction with a plurality of inter-electrode insulating films. The pillar pierces the stacked structural unit in the first direction. The memory layer is provided between the electrode films and the semiconductor pillar. The inner insulating film is provided between the memory layer and the semiconductor pillar. The outer insulating film is provided between the memory layer and the electrode films. The cap insulating film is provided between the outer insulating film and the electrode films, and the cap insulating film has a higher relative dielectric constant than the outer insulating film.Type: GrantFiled: July 3, 2013Date of Patent: June 24, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Shigeto Oota, Yoshimasa Mikajiri, Masaru Kito, Ryouhei Kirisawa
-
Patent number: 8760909Abstract: A memory and a manufacturing method thereof are provided. A plurality of stacked structures extending along a first direction is formed on a substrate. Each of the stacked structures includes a plurality of first insulating layers and a plurality of second insulating layers. The first insulating layers are stacked on the substrate and the second insulating layers are respectively disposed between the adjacent first insulating layers. A plurality of trenches extending along the first direction is formed in each of the stacked structures. The trenches are respectively located at two opposite sides of each of the second insulating layers. A first conductive layer is filled in the trenches. A plurality of charge storage structures extending along a second direction is formed on the stacked structures and a second conductive layer is formed on each of the charge storage structures.Type: GrantFiled: October 20, 2011Date of Patent: June 24, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Jyun-Siang Huang, Wen-Jer Tsai
-
Patent number: 8759896Abstract: There is provided a non-volatile semiconductor memory having a charge accumulation layer of a configuration where a metal oxide with a dielectric constant sufficiently higher than a silicon nitride, e.g., a Ti oxide, a Zr oxide, or a Hf oxide, is used as a base material and an appropriate amount of a high-valence substance whose valence is increased two levels or more (a VI-valence) is added to produce a trap level that enables entrance and exit of electrons with respect to the base material.Type: GrantFiled: October 31, 2012Date of Patent: June 24, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Koichi Muraoka
-
Patent number: 8754466Abstract: Three-dimensional (3D) semiconductor memory devices are provided. According to the 3D semiconductor memory device, a gate structure includes gate patterns and insulating patterns alternately stacked on a semiconductor substrate. A vertical active pattern penetrates the gate structure. A gate dielectric layer is disposed between a sidewall of the vertical active pattern and each of the gate patterns. A semiconductor pattern is disposed on the gate structure and is connected to the vertical active pattern. A string drain region is formed in a portion of the semiconductor pattern and is spaced apart from the vertical active pattern.Type: GrantFiled: October 16, 2012Date of Patent: June 17, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Janggn Yun, Kwang Soo Seol, Jungdal Choi
-
Patent number: 8748963Abstract: A non-volatile memory and a manufacturing method thereof are provided. The non-volatile memory including a gate structure disposed on a substrate, doped regions, charge storage layers, and a first dielectric layer. There are recesses in the substrate at two sides of the gate structure. The gate structure includes a gate dielectric layer disposed on the substrate and a gate disposed on the gate dielectric layer. There is an interface between the gate dielectric layer and the substrate. The doped regions are disposed in the substrate around the recesses. The charge storage layers are disposed in the recesses, and a top surface of each of the charge storage layers is higher than the interface. The first dielectric layer is disposed between the charge storage layers and the substrate, and between the charge storage layers and the gate structure.Type: GrantFiled: December 6, 2012Date of Patent: June 10, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Guan-Wei Wu, I-Chen Yang, Yao-Wen Chang, Tao-Cheng Lu
-
Patent number: 8750044Abstract: A three-dimensional (3-D) nonvolatile memory device includes channel layers protruded from a substrate, word line structures configured to include word lines stacked over the substrate, first junctions and second junctions formed in the substrate between the word line structures adjacent to each other, source lines coupled to the first junctions, respectively, and well pickup lines coupled to the second junctions, respectively.Type: GrantFiled: August 30, 2012Date of Patent: June 10, 2014Assignee: SK Hynix Inc.Inventor: Eun Seok Choi
-
Patent number: 8748968Abstract: Provided are a method of forming nano dots, method of fabricating a memory device including the same, charge trap layer including the nano dots and memory device including the same. The method of forming the nano dots may include forming cores, coating surfaces of the cores with a polymer, and forming graphene layers covering the surfaces of the cores by thermally treating the cores coated with the polymer. Also, the cores may be removed after forming the graphene layers. In addition, the surfaces of the cores may be coated with a graphitization catalyst material before coating the cores with the polymer. Also, the cores may include metal particles that trap charges and may also function as a graphitization catalyst.Type: GrantFiled: April 15, 2008Date of Patent: June 10, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-young Choi, Hyeon-jin Shin, Seon-mi Yoon
-
Patent number: 8742466Abstract: Provided are a three-dimensional semiconductor device and a method of fabricating the same. The three-dimensional semiconductor device may include a mold structure for providing gap regions and an interconnection structure including a plurality of interconnection patterns disposed in the gap regions. The mold structure may include interlayer molds defining upper surfaces and lower surfaces of the interconnection patterns and sidewall molds defining sidewalls of the interconnection patterns below the interlayer molds.Type: GrantFiled: November 24, 2010Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Joo Shim, Hansoo Kim, Wonseok Cho, Jaehoon Jang, Woojin Cho
-
Patent number: 8741713Abstract: The present disclosure relates to a secure device having a physical unclonable function and methods of manufacturing such a secure device. The device includes a substrate and at least one high-k/metal gate device formed on the substrate. The at least one high-k/metal gate device represents the physical unclonable function. In some cases, the at least one high-k/metal gate device may be subjected a variability enhancement. In some cases, the secure device may include a measurement circuit for measuring a property of the at least one high-k/metal gate device.Type: GrantFiled: August 10, 2012Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: John Bruley, Vijay Narayanan, Dirk Pfeiffer, Jean-Oliver Plouchart, Peilin Song
-
Patent number: 8742488Abstract: Example embodiments relate to a three-dimensional semiconductor memory device including an electrode structure on a substrate, the electrode structure including at least one conductive pattern on a lower electrode, and a semiconductor pattern extending through the electrode structure to the substrate. A vertical insulating layer may be between the semiconductor pattern and the electrode structure, and a lower insulating layer may be between the lower electrode and the substrate. The lower insulating layer may be between a bottom surface of the vertical insulating layer and a top surface of the substrate. Example embodiments related to methods for fabricating the foregoing three-dimensional semiconductor memory device.Type: GrantFiled: February 6, 2012Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jaegoo Lee, Kil-Su Jeong, Hansoo Kim, Youngwoo Park
-
Patent number: 8735863Abstract: A resistive memory apparatus provides resistive memory material between conductive traces on a substrate or in a film stack on a substrate. The resistive memory apparatus may provide a sealed cavity or may utilize material obviating the need for the cavity. Methods and materials utilized to form the resistive memory apparatus are compatible with current microelectronic fabrication techniques. The resistive memory apparatus is nonvolatile or requires no power to maintain a programmed state. The resistive memory device may also be directly integrated with other microelectronic components.Type: GrantFiled: January 23, 2012Date of Patent: May 27, 2014Assignee: PrivatranInventors: Burt Fowler, Glenn Mortland
-
Patent number: 8736069Abstract: A method is provided for use with an IC device including a stack including a plurality of conductive layers interleaved with a plurality of dielectric layers, for forming interlayer connectors extending from a connector surface to respective conductive layers. The method forms landing areas on the plurality of conductive layers in the stack. The landing areas are without overlying conductive layers in the stack. The method forms etch stop layers over corresponding landing areas. The etch stop layers have thicknesses that correlate with depths of the corresponding landing areas. The method fills over the landing areas and the etch stop layers with a dielectric fill material. Using a patterned etching process, the method forms a plurality of vias extending through the dielectric fill material and the etch stop layers to the landing areas in the plurality of conductive layers.Type: GrantFiled: August 23, 2012Date of Patent: May 27, 2014Assignee: Macronix International Co., Ltd.Inventors: Chiajung Chiu, Guanru Lee
-
Patent number: 8735963Abstract: A semiconductor device includes a semiconductor substrate; a tunneling layer over the semiconductor substrate, wherein the tunneling layer has a first conduction band; a storage layer over the tunneling layer, wherein the storage layer has a second conduction band; a blocking layer over the storage layer, wherein the blocking layer has a third conduction band; a gate electrode over the blocking layer; and at least one of a first leakage-inhibition layer and a second leakage-inhibition layer. The first leakage-inhibition layer is between the tunneling layer and the storage layer, and has a fourth conduction band lower than the first conduction band. The second leakage-inhibition layer is between the blocking layer and the gate electrode, and has a fifth conduction band lower than the third conduction band.Type: GrantFiled: July 7, 2008Date of Patent: May 27, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Tsong Wang, Tong-Chern Ong, Albert Chin, Hsueh-Jen Yang
-
Patent number: 8735966Abstract: First and second memory cells have first and second channels, first and second tunnel insulating films, first and second charge storage layers formed of an insulating film, first and second block insulating films, and first and second gate electrodes. A first select transistor has a third channel, a first gate insulating film, and a first gate electrode. The first channel includes a first-conductivity-type region and a second-conductivity-type region which is formed on at least a part of the first-conductivity-type region and whose conductivity type is opposite to the first conductivity type. The third channel includes the first-conductivity-type region and the second-conductivity-type region formed on the first-conductivity-type region. The number of data stored in the first memory cell is smaller than that of data stored in the second memory cell.Type: GrantFiled: October 17, 2011Date of Patent: May 27, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Toshitake Yaegashi
-
Patent number: 8735961Abstract: A non-volatile memory device having a string of a plurality of memory cells that are serially coupled, wherein the string of memory cells includes a plurality of second channels of a pillar type, a first channel coupling lower end portions of the plurality of the second channels with each other, and a plurality of control gate electrodes surrounding the plurality of the second channels.Type: GrantFiled: September 14, 2010Date of Patent: May 27, 2014Assignee: SK Hynix Inc.Inventor: Han-Soo Joo
-
Patent number: 8735964Abstract: An apparatus is provided which includes an array of impurity ions disposed in an insulating region, a semiconductor region adjacent to the insulating region, an array of electrometers arranged to detect charge carriers in the semiconductor region and an array of sets of at least one control gate configured to apply an electric field to the insulating region and semiconductor region. Each control gate is operable to cause at least one charge carrier in the semiconducting material region to bind to the impurity ion without the at least one charge carrier leaving the semiconductor material region. The electrometers are operable to detect whether the at least one charge carrier is bound to the impurity ion.Type: GrantFiled: October 12, 2010Date of Patent: May 27, 2014Assignee: Hitachi, Ltd.Inventor: Thierry Ferrus
-
Patent number: 8735965Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a substrate, an electrode layer provided above the substrate, a first insulating layer provided on the electrode layer, a stacked body provided on the insulating layer, a memory film, a channel body layer, a channel body connecting portion and a second insulating layer. The stacked body has a plurality of conductive layers and a plurality of insulating film alternately stacked on each other. The memory film is provided on a sidewall of each of a pair of holes penetrating the stacked body in a direction of stacking the stacked body. The channel body layer is provided on an inner side of the memory film in each of the pair of the holes.Type: GrantFiled: March 15, 2012Date of Patent: May 27, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hanae Ishihara, Mitsuru Sato, Toru Matsuda
-
Patent number: 8729624Abstract: A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.Type: GrantFiled: January 14, 2013Date of Patent: May 20, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kidoh, Masaru Kito, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Hideaki Aochi
-
Patent number: 8728889Abstract: A semiconductor memory device includes conductive patterns vertically stacked on the substrate and having pad regions extended further at edge portions of the conductive patterns as the conductive patterns descend from an uppermost conductive pattern to a lowermost conductive pattern, a first contact plug disposed on a first pad region of the lowermost conductive pattern, a buffer conductive pattern disposed on a second pad region positioned above the first pad region, and a second contact plug formed on the buffer conductive pattern.Type: GrantFiled: March 14, 2013Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Ki Lee, Gwang-Hyun Baek, Du-Chul Oh, Jin-Kwan Lee, Ki-Jeong Kim
-
Patent number: 8729622Abstract: A three dimensional semiconductor memory device has a stacked structure including cell gates stacked therein that are insulated from each other and first string selection gates laterally separated from each other, vertical active patterns extending through the first string selection gates, multi-layered dielectric layers between sidewalls of the vertical active patterns and the cell gates and between the sidewalls of the vertical active patterns and the first string selection gates, and at least one first supplement conductive pattern. The first string selection gates are disposed over an uppermost cell gate of the cell gates. Each vertical active pattern extends through each of the cell gates stacked under the first string selection gates. The first supplement conductive pattern is in contact with a sidewall of one of the first string selection gates.Type: GrantFiled: October 19, 2011Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hui-Chang Moon, Sung-Min Hwang, Woonkyung Lee
-
Patent number: 8723225Abstract: A device includes a semiconductor substrate, isolation regions extending into the semiconductor substrate, a plurality of semiconductor fins higher than top surfaces of the isolation regions, and a plurality of gate stacks. Each of the gate stacks includes a gate dielectric on a top surface and sidewalls of one of the plurality of semiconductor fin, and a gate electrode over the gate dielectric. The device further includes a plurality of semiconductor regions, each disposed between and contacting two neighboring ones of the plurality of semiconductor fins. The device further includes a plurality of contact plugs, each overlying and electrically coupled to one of the plurality of semiconductor regions. An electrical connection electrically interconnects the plurality of semiconductor regions and the gate electrodes of the plurality of gate stacks.Type: GrantFiled: October 4, 2012Date of Patent: May 13, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Hsin Hu, Min-Chang Liang
-
Patent number: 8723247Abstract: According to one embodiment, a semiconductor memory device includes a plurality of gate electrode films arranged parallel to each other along a direction, a semiconductor member extending in the direction, and passing through the plurality of gate electrode films, and a charge storage film provided between the gate electrode films and the semiconductor member. Protrusions are provided projecting along the direction at the ends of the gate electrode films in opposition to the semiconductor member. A gaseous layer is formed in a part of a gap between the gate electrode films.Type: GrantFiled: August 26, 2011Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yosuke Komori, Daigo Ichinose
-
Patent number: 8723249Abstract: A non-volatile memory includes a substrate, a gate dielectric layer, a gate conductive layer, a nitride layer, a spacer, a first oxide layer, and a second oxide layer. The gate conductive layer, substrate and gate dielectric layer cooperatively constitute a symmetrical opening thereamong. The nitride layer has an L-shape and formed with a vertical part extending along a sidewall of the gate conductive layer and a horizontal part extending into the opening, wherein the vertical part and the horizontal part are formed as an integral structure and a height of the vertical part is below a top surface of the gate conductive layer. The spacer is disposed on the substrate and the nitride layer. The first oxide layer is disposed among the gate conductive layer, the nitride layer and the gate dielectric layer. The second oxide layer is disposed among the gate dielectric layer, the nitride layer and the substrate.Type: GrantFiled: May 23, 2013Date of Patent: May 13, 2014Assignee: United Microelectronics Corp.Inventors: Chien-Hung Chen, Tzu-Ping Chen, Yu-Jen Chang
-
Patent number: 8723248Abstract: In one embodiment, there is provided a nonvolatile semiconductor storage device. The device includes: a plurality of nonvolatile memory cells. Each of the nonvolatile memory cells includes: a first semiconductor layer including a first source region, a first drain region, and a first channel region; a block insulating film formed on the first channel region; a charge storage layer formed on the block insulating film; a tunnel insulating film formed on the charge storage layer; a second semiconductor layer formed on the tunnel insulating film and including a second source region, a second drain region, and a second channel region. The second channel region is formed on the tunnel insulating film such that the tunnel insulating film is located between the second source region and the second drain region. A dopant impurity concentration of the first channel region is higher than that of the second channel region.Type: GrantFiled: February 24, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Naoki Yasuda, Jun Fujiki
-
Patent number: 8716119Abstract: Some embodiments include methods of forming charge storage transistor gates and standard FET gates in which common processing is utilized for fabrication of at least some portions of the different types of gates. FET and charge storage transistor gate stacks may be formed. The gate stacks may each include a gate material, an insulative material, and a sacrificial material. The sacrificial material is removed from the FET and charge storage transistor gate stacks. The insulative material of the FET gate stacks is etched through. A conductive material is formed over the FET gate stacks and over the charge storage transistor gate stacks. The conductive material physically contacts the gate material of the FET gate stacks, and is separated from the gate material of the charge storage transistor gate stacks by the insulative material remaining in the charge storage transistor gate stacks. Some embodiments include gate structures.Type: GrantFiled: September 6, 2012Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventor: Yongjun Jeff Hu
-
Patent number: 8710581Abstract: A nonvolatile semiconductor memory device comprises: element isolation insulating films formed in a semiconductor substrate in a first direction; and element regions formed in a region sandwiched by the element isolation insulating film, with MONOS type memory cells. The MONOS type memory cell comprises: a tunnel insulating film disposed on the element region; a charge storage film disposed continuously on the element regions and the element isolation insulating films. The charge storage film comprises: a charge film disposed on the element region and having a certain charge trapping characteristic; and a degraded charge film disposed on the element isolation insulating film and having a charge trapping characteristic inferior to that of the charge film. The degraded charge film has a length of an upper surface thereof set shorter than a length of a lower surface thereof in a cross-section along the first direction.Type: GrantFiled: June 20, 2013Date of Patent: April 29, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Ken Komiya
-
Patent number: 8705274Abstract: The present disclosure relates to the field of microelectronics manufacture and memories. A three-dimensional multi-bit non-volatile memory and a method for manufacturing the same are disclosed. The memory comprises a plurality of memory cells constituting a memory array. The memory array may comprise: a gate stack structure; periodically and alternately arranged gate stack regions and channel region spaces; gate dielectric layers for discrete charge storage; periodically arranged channel regions; source doping regions and drain doping regions symmetrically arranged to each other; bit lines led from the source doping regions and the drain doping regions; and word lines led from the gate stack regions. The gate dielectric layers for discrete charge storage can provide physical storage spots to achieve single-bit or multi-bit operations, so as to achieve a high storage density.Type: GrantFiled: June 30, 2011Date of Patent: April 22, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Ming Liu, Chenxi Zhu, Zongliang Huo, Feng Yan, Qin Wang, Shibing Long
-
Patent number: 8704205Abstract: A semiconductor structure with improved capacitance of bit lines includes a substrate, a stacked memory structure, a plurality of bit lines, a first stair contact structure, a first group of transistor structures and a first conductive line. The first stair contact structure is formed on the substrate and includes conductive planes and insulating planes stacked alternately. The conductive planes are separated from each other by the insulating planes for connecting the bit lines to the stacked memory structure by stairs. The first group of transistor structures is formed in a first bulk area where the bit lines pass through and then connect to the conductive planes. The first group of transistor structures has a first gate around the first bulk area. The first conductive line is connected to the first gate to control the voltage applied to the first gate.Type: GrantFiled: August 24, 2012Date of Patent: April 22, 2014Assignee: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Hang-Ting Lue, Kuang-Yeu Hsieh, Erh-Kun Lai, Yen-Hao Shih
-
Patent number: 8704290Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: September 14, 2012Date of Patent: April 22, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Patent number: 8692309Abstract: In the trap type memory chip the withstanding voltage is raised up, and then the electric current for reading out is increased. There are formed on the p-type semiconductor substrate 1 a first gate lamination structure which comprises a first insulating film 11 including a trap layer, and a first conductive body 9, and a second gate lamination structure which comprises a second insulating film 12 free of a trap layer and including an insulating film layer 13 doped with metal for controlling the work function at least on the upper layer, and a second conductive body 10. A source drain region 2 and a source drain region 3 are formed such that the first gate lamination structure and the second gate lamination structure are interleaved therebetween. The effective work function of the second gate lamination structure is higher than that of the first gate lamination structure.Type: GrantFiled: July 27, 2012Date of Patent: April 8, 2014Assignee: NEC CorporationInventor: Masayuki Terai
-
Publication number: 20140092689Abstract: A method for programming a non-volatile memory cell is described. The memory cell includes a substrate, a gate over the substrate, a charge-trapping structure at least between the substrate and the gate, and first and second S/D regions in the substrate beside the gate. The method includes performing a channel-initiated secondary electron (CHISEL) injection process to inject electrons to the charge-trapping structure.Type: ApplicationFiled: October 2, 2012Publication date: April 3, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Feng-Ji Tsai, Shen-De Wang, Wen-Chung Chang, Ya-Huei Huang, Chien-Hung Chen
-
Patent number: 8686490Abstract: Methods and apparatuses for electronic devices such as non-volatile memory devices are described. The memory devices include a multi-layer control dielectric, such as a double or triple layer. The multi-layer control dielectric includes a combination of high-k dielectric materials such as aluminum oxide, hafnium oxide, and/or hybrid films of hafnium aluminum oxide. The multi-layer control dielectric provides enhanced characteristics, including increased charge retention, enhanced memory program/erase window, improved reliability and stability, with feasibility for single or multi state (e.g., two, three or four bit) operation.Type: GrantFiled: February 20, 2009Date of Patent: April 1, 2014Assignee: SanDisk CorporationInventor: Jian Chen
-
Patent number: 8686491Abstract: The memory devices include a tunneling insulating layer disposed on a substrate, a charge storage layer disposed on the tunneling insulating layer, a blocking insulating layer disposed on the charge storage layer and a control gate electrode disposed on the blocking insulating layer. The control gate electrode may have an edge portion spaced farther apart from the blocking insulating layer than a central portion of the control gate electrode to concentrate charge density distribution on a central portion of a memory cell.Type: GrantFiled: December 5, 2012Date of Patent: April 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang-Soo Seol
-
Patent number: 8680601Abstract: A nonvolatile charge trap memory device is described. The device includes a substrate having a channel region and a pair of source/drain regions. A gate stack is above the substrate over the channel region and between the pair of source/drain regions. The gate stack includes a multi-layer charge-trapping region having a first deuterated layer. The multi-layer charge-trapping region may further include a deuterium-free charge-trapping layer.Type: GrantFiled: September 26, 2007Date of Patent: March 25, 2014Assignee: Cypress Semiconductor CorporationInventors: Sagy Levy, Fredrick B. Jenne, Krishnaswamy Ramkumar
-
Patent number: 8680605Abstract: A stacked memory device may include at least one memory unit and at least one peripheral circuit unit arranged either above or below the at least one memory unit. The at least one memory unit may include a memory string array, a plurality of bit lines, and a plurality of string selection pads. The memory string may include a plurality of memory strings arranged in a matrix and each of the memory strings may include a plurality of memory cells and a string selection device arranged perpendicular to a substrate. The plurality of bit lines may extend in a first direction and may be connected to ends of the plurality of memory strings. The plurality of string selection pads may be arrayed in a single line along the first direction and may be connected to the string selection devices included in the plurality of memory strings.Type: GrantFiled: May 20, 2011Date of Patent: March 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-hun Jeon, Ho-jung Kim
-
Patent number: 8674430Abstract: According to one embodiment, a control gate is formed on the semiconductor substrate and includes a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film comprises a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: GrantFiled: March 23, 2012Date of Patent: March 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Naoki Yasuda, Masaru Kito
-
Publication number: 20140070299Abstract: An improved semiconductor device is provided whereby the semiconductor device is defined by a layered structure comprising a first dielectric layer, a data storage material disposed on the first dielectric layer, and a second dielectric layer disposed on the data storage material, the layered structured substantially forming the outer later of the semiconductor device. For example, the semiconductor device may be a SONOS structure having an oxide-nitride-oxide (ONO) film that substantially surrounds the SONOS structure. The invention also provides methods for fabricating the semiconductor device and the SONOS structure of the invention.Type: ApplicationFiled: September 11, 2012Publication date: March 13, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Chang Lin, Kai-Hsiang Chang, Chih-Yuan Wu, Kuang-Wen Liu
-
Patent number: 8669606Abstract: An embodiment of the invention includes a semiconductor device including a semiconductor substrate with a trench; a tunnel insulating film covering an inner surface of the trench; a trap layer in contact with the tunnel insulating film on an inner surface of an upper portion of the trench; a top insulating film in contact with the trap layer; a gate electrode embedded in the trench, and in contact with the tunnel insulating film at a lower portion of the trench and in contact with the top insulating film at the upper portion of the trench, in which the trap layer and the top insulating film, in between the lower portion of the trench and the upper portion of the trench, extend and protrude from both sides of the trench so as to be embedded in the gate electrode, and a method for manufacturing thereof.Type: GrantFiled: June 9, 2011Date of Patent: March 11, 2014Assignee: Spansion LLCInventors: Fumiaki Toyama, Fumihiko Inoue
-
Patent number: 8669161Abstract: A device and method employing a polyoxide-based charge trapping component. A charge trapping component is patterned by etching a layered stack that includes a tunneling layer positioned on a substrate, a charge trapping layer positioned on the tunneling layer, and an amorphous silicon layer positioned on the charge trapping layer. An oxidation process grows a gate oxide layer from the substrate and converts the amorphous silicon layer into a polyoxide layer.Type: GrantFiled: February 25, 2013Date of Patent: March 11, 2014Assignee: Spansion LLCInventor: Masahiko Higashi
-
Patent number: 8669608Abstract: According to one embodiment, a method for manufacturing a nonvolatile semiconductor storage device includes; forming a first and a second stacked bodies; forming a through hole penetrating through the first stacked body, a second portion communicating with the first portion and penetrating through a select gate, and a third portion communicating with the second portion and penetrating through a second insulating layer; forming a memory film, a gate insulating film, and a channel body; forming a third insulating layer inside the channel body; forming a first embedded portion above a boundary portion inside the third portion; exposing the channel body by removing part of the first embedded portion and part of the third insulating layer in the third portion; and embedding a second embedded portion including silicon having higher impurity concentration than the first embedded portion above the first embedded portion inside the third portion.Type: GrantFiled: March 14, 2012Date of Patent: March 11, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Mitsuru Sato, Megumi Ishiduki, Masaru Kidoh, Atsushi Konno, Yoshihiro Akutsu, Masaru Kito, Yoshiaki Fukuzumi, Ryota Katsumata