Switching Materials Being Oxides Or Nitrides (epo) Patents (Class 257/E45.003)
-
Publication number: 20120235112Abstract: The present disclosure relates to the microelectronics field, and particularly, to a resistive switching memory and a method for manufacturing the same. The memory may comprise a lower electrode, a resistive switching layer, and an upper electrode. The resistive switching layer may have carbon nano-tubes embedded therein. Growth of a conductive filament in the resistive switching layer can be facilitated and controlled under an externally applied bias by a local electric field enhancement effect of the carbon nano-tubes, so as to improve performances and stability of the device. The resistive switching memory according to the present disclosure can have a good resistive switching capability. Further, the operating voltage and the resistance value of the device can be well controlled by controlling the length and position of the carbon nano-tubes in the resistive switching layer.Type: ApplicationFiled: June 30, 2011Publication date: September 20, 2012Inventors: Zongliang Huo, Ming Liu, Jing Liu
-
Patent number: 8269205Abstract: According to one embodiment, an information recording and reproducing device includes a first layer, a second layer and a recording layer. The recording layer is provided between the first layer and the second layer and being capable of reversibly changing between a first state having a first resistance and a second state having a second resistance higher than the first resistance. The recording layer includes a first compound layer and a second compound layer. The first compound layer contains a first compound. The first compound includes a first cation element and a second cation element of a type different from the first cation element. The second compound layer contains a second compound. The second compound includes a transition element having a d-orbital partially filled with electron, and the second compound includes a void site capable of storing at least one of the first cation element and the second cation element.Type: GrantFiled: September 20, 2010Date of Patent: September 18, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kohichi Kubo, Chikayoshi Kamata, Takayuki Tsukamoto, Shinya Aoki, Takahiro Hirai, Tsukasa Nakai, Toshiro Hiraoka
-
Publication number: 20120228574Abstract: A variable resistive memory device includes a substrate comprising a cell region and a peripheral region, a word line extending in a first direction formed on the substrate of the cell region, a switching element formed on the word line, a variable resistance layer formed on the word line, and at least one transistor comprising a gate stack, the gate stack formed on the substrate of the peripheral region, wherein the word line comprises a metal layer formed at a same level as the gate stack.Type: ApplicationFiled: February 27, 2012Publication date: September 13, 2012Inventors: SANG-SU PARK, Jaehee Oh, Jung-In Kim
-
Publication number: 20120223284Abstract: A variable resistive element configured to reduce a forming voltage while reducing a variation in forming voltage among elements, a method for producing it, and a highly integrated nonvolatile semiconductor memory device provided with the variable resistive element are provided. The variable resistive element includes a resistance change layer (first metal oxide film) and a control layer (second metal oxide film) having contact with a first electrode sandwiched between the first electrode and a second electrode. The control layer includes a metal oxide film having a low work function (4.5 eV or less) and capable of extracting oxygen from the resistance change layer. The first electrode includes a metal having a low work function similar to the above metal, and a material having oxide formation free energy higher than that of an element included in the control layer, to prevent oxygen from being thermally diffused from the control layer.Type: ApplicationFiled: February 15, 2012Publication date: September 6, 2012Inventor: Yukio TAMAI
-
Patent number: 8258493Abstract: A nonvolatile semiconductor memory apparatus (10) of the present invention comprises a substrate (10), lower-layer electrode wires (15) provided on the substrate (11), an interlayer insulating layer (16) which is disposed on the substrate (11) including the lower-layer electrode wires (15) and is provided with contact holes at locations respectively opposite to the lower-layer electrode wires (15), resistance variable layers (18) which are respectively connected to the lower-layer electrode wires (15); and non-ohmic devices (20) which are respectively provided on the resistance variable layers (18) such that the non-ohmic devices are respectively connected to the resistance variable layers (18). The non-ohmic devices (20) each has a laminated-layer structure including plural semiconductor layers, a laminated-layer structure including a metal electrode layer and an insulator layer, or a laminated-layer structure including a metal electrode layer and a semiconductor layer.Type: GrantFiled: November 13, 2007Date of Patent: September 4, 2012Assignee: Panasonic CorporationInventors: Takumi Mikawa, Takeshi Takagi
-
Patent number: 8258495Abstract: A chemical vapor deposition (CVD) method for depositing materials including germanium (Ge), antimony (Sb) and nitrogen (N) which, in some embodiments, has the ability to fill high aspect ratio openings is provided. The CVD method of the instant invention permits for the control of nitrogen-doped GeSb stoichiometry over a wide range of values and the inventive method is performed at a substrate temperature of less than 400° C., which makes the inventive method compatible with existing interconnect processes and materials. In some embodiments, the inventive method is a non-selective CVD process, which means that the nitrogen-doped GeSb materials are deposited equally well on insulating and non-insulating materials. In other embodiments, a selective CVD process is provided in which the nitrogen-doped GeSb materials are deposited only on regions of a substrate in a metal which is capable of forming an eutectic alloy with germanium.Type: GrantFiled: July 1, 2010Date of Patent: September 4, 2012Assignee: International Business Machines CorporationInventors: Jennifer L. Gardner, Fenton R. McFeely, John J. Yurkas
-
Publication number: 20120217461Abstract: A semiconductor memory device according to an embodiment includes: first lines provided on a substrate; second lines provided between the first lines and the substrate so as to intersect the first lines; and a first memory cell array including first memory cells, each of the first memory cells being provided at respective intersections of the first lines and the second lines and including a current rectifying element and a variable resistor connected in series. The variable resistor of the first memory cell includes a first recording layer and a second recording layer, the first recording layer being made of an oxide of a first metal material, the second recording layer being made of the first metal material and being formed so as to contact with the first recording layer. The second recording layer is closer to the first line than the first recording layer is.Type: ApplicationFiled: February 24, 2012Publication date: August 30, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Shigeki KOBAYASHI, Takashi Shigeoka, Mitsuru Sato, Takahiro Hirai, Katsuyuki Sekine, Kazuya Kinoshita, Soichi Yamazaki, Ryota Fujitsuka, Kensuke Takahashi, Yasuhiro Nojiri, Masaki Yamato, Hiroyuki Fukumizu, Takeshi Yamaguchi
-
Publication number: 20120199804Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer.Type: ApplicationFiled: February 14, 2012Publication date: August 9, 2012Applicant: 4D-S PTY, LTDInventor: Dongmin CHEN
-
Patent number: 8227872Abstract: Example embodiments relate to a heterojunction diode, a method of manufacturing the heterojunction diode, and an electronic device including the heterojunction diode. The heterojunction diode may include a first conductive type non-oxide layer and a second conductive type oxide layer bonded to the non-oxide layer. The non-oxide layer may be a Si layer. The Si layer may be a p++ Si layer or an n++ Si layer. A difference in work functions of the non-oxide layer and the oxide layer may be about 0.8-1.2 eV. Accordingly, when a forward voltage is applied to the heterojunction diode, rectification may occur. The heterojunction diode may be applied to an electronic device, e.g., a memory device.Type: GrantFiled: December 4, 2009Date of Patent: July 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hwan Kim, Young-bae Kim, Seung-ryul Lee, Young-soo Park, Chang-jung Kim, Bo-soo Kang
-
Patent number: 8227782Abstract: In a resistance change memory (ReRAM) storing data by utilizing change in resistance of a resistance change element, a lower electrode (ground-side electrode) of the resistance change element is formed of a transition metal such as Ni, and an upper electrode (positive polarity-side electrode) is configured of a noble metal such as Pt. In addition, a transition metal oxide film between the lower electrode and the upper electrode is formed of an oxide film (NiOx film) of a transition metal that is of the same kind as the transition metal constituting the lower electrode, for example.Type: GrantFiled: June 18, 2009Date of Patent: July 24, 2012Assignee: Fujitsu LimitedInventor: Hideyuki Noshiro
-
Publication number: 20120181498Abstract: Provided are a vertical nonvolatile memory device and a method for fabricating the vertical nonvolatile memory device. The vertical nonvolatile memory device can be integrated more highly as compared with a nonvolatile memory device of the related art. In addition, since the vertical nonvolatile memory device includes a selective diode, reading errors can be prevented.Type: ApplicationFiled: January 17, 2011Publication date: July 19, 2012Applicant: SNU R&DB FOUNDATIONInventor: Cheol Seong HWANG
-
Publication number: 20120176831Abstract: A memory cell in a 3-D read and write memory device has two bipolar resistance-switching layers with different respective switching currents. A low current resistance-switching layer can be switched in set and reset processes while a high current resistance-switching layer remains in a reset state and acts as a protection resistor to prevent excessively high currents on the low current resistance-switching layer. The low and high current resistance-switching layers can be of the same material such as a metal oxide, where the layers differ in terms of thickness, doping, leakiness, metal richness or other variables. Or, the low and high current resistance-switching layers can be of different materials, having one or more layers each. The high current resistance-switching layer can have a switching current which is greater than a switching current of the low current resistance-switching layer by a factor of at least 1.5 or 2.0, for instance.Type: ApplicationFiled: March 19, 2012Publication date: July 12, 2012Inventors: Li Xiao, Chandu Gorla, Abhijit Bandyopadhyay, Andrei Mihnea
-
Publication number: 20120168706Abstract: The present disclosure relates to a resistance random access memory comprising a first electrode, a thin film layer formed on the first electrode and including a resistance switching layer and a switching layer bonded to each other, and a second electrode formed on the thin film layer, and relates to a method of manufacturing the same.Type: ApplicationFiled: October 19, 2011Publication date: July 5, 2012Applicant: SNU R&DB FOUNDATIONInventors: Tae Won Noh, Seo Hyoung Chang, Shin Buhm Lee, Bo Soo Kang
-
Patent number: 8203133Abstract: The switching element of the present invention is of a configuration that includes: an ion conduction layer (40) that includes an oxide, a first electrode (21) and a second electrode (31) that are provided in contact with the ion conduction layer (40) and that are connected by the precipitate of metal that is supplied from the outside or for which electrical properties change due to the dissolution of precipitated metal, and a third electrode (35) provided in contact with the ion conduction layer (40) and that can supply metal ions. The use of this configuration allows the switching voltage to be set higher than in the related art.Type: GrantFiled: December 27, 2005Date of Patent: June 19, 2012Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Hisao Kawaura, Hiroshi Sunamura, Naoki Banno
-
Patent number: 8193607Abstract: A variable resistance memory cell structure and a method of forming it. The method includes forming a first electrode, forming an insulating material over the first electrode, forming a via in the insulating material to expose a surface of the first electrode, forming a heater material within the via using gas cluster ion beams, forming a variable resistance material within the via, and forming a second electrode such that the heater material and variable resistance material are provided between the first and second electrodes.Type: GrantFiled: July 27, 2010Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventor: John Smythe
-
Patent number: 8183553Abstract: A resistive switching memory element including a doped silicon electrode is described, including a first electrode comprising doped silicon having a first work function, a second electrode having a second work function that is different from the first work function by between 0.1 and 1.0 electron volts (eV), a metal oxide layer between the first electrode and the second electrode, the metal oxide layer switches using bulk-mediated switching and has a bandgap of greater than 4 eV, and the memory element switches from a low resistance state to a high resistance state and vice versa.Type: GrantFiled: October 29, 2009Date of Patent: May 22, 2012Assignee: Intermolecular, Inc.Inventors: Prashant Phatak, Tony Chiang, Michael Miller, Wen Wu
-
Publication number: 20120122290Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: ApplicationFiled: April 22, 2011Publication date: May 17, 2012Applicant: 4D-S PTY LTD.Inventor: Makoto NAGASHIMA
-
Publication number: 20120120714Abstract: Methods and means related to memory resistors are provided. A memristor includes two multi-layer electrodes and an active material layer. One multi-layer electrode forms an Ohmic contact region with the active material layer. The other multi-layer electrode forms a Schottky barrier layer with the active material layer. The active material layer is subject to oxygen vacancy profile reconfiguration under the influence of an applied electric field. An electrical resistance of the memristor is thus adjustable by way of applied programming voltages and is non-volatile between programming events.Type: ApplicationFiled: February 8, 2010Publication date: May 17, 2012Inventors: Jianhua Yang, Wei Wu, Gilberto Ribeiro
-
Publication number: 20120112153Abstract: Provided is a nonvolatile memory device which requires a lower initializing voltage such that the nonvolatile memory device can be operated at a low voltage. The nonvolatile memory device (10) includes: a first electrode layer (105) formed above a semiconductor substrate (100); a first oxygen-deficient tantalum oxide layer (106x) formed on the first electrode layer (105) and having a composition represented by TaOx where 0.8?x?1.9; a second oxygen-deficient tantalum oxide layer (106y) formed on the first oxygen-deficient tantalum oxide layer (106x) and having a composition represented by TaOy where 2.1?y; and a second electrode layer (107) formed on the second tantalum oxide layer (106y). The second tantalum oxide layer (106y) has a pillar structure including a plurality of pillars.Type: ApplicationFiled: July 13, 2011Publication date: May 10, 2012Inventors: Takeki Ninomiya, Satoru Fujii, Yukio Hayakawa, Takumi Mikawa
-
Publication number: 20120113706Abstract: A memristor (100, 100?, 100?) based on mixed-metal-valence compounds comprises: a first electrode (115); a second electrode (120); a layer (105) of a mixed-metal-valence phase in physical contact with at least one layer (110, 110a, 110b) of a fully oxidized phase. The mixed-metal-valence phase is essentially a condensed phase of dopants for the fully oxidized phase that drift into and out of the fully oxidized phase in response to an applied electric field (125). One of the first and second electrodes is in electrical contact with either the layer of the mixed-metal-valence phase or a layer (110a) of a fully oxidized phase and the other is in electrical contact with the layer (or other layer (110b)) of the fully oxidized phase. The memristor is prepared by forming in either order the layer of the mixed-metal-valence phase and the layer of the fully oxidized phase, one on the other.Type: ApplicationFiled: September 4, 2009Publication date: May 10, 2012Inventors: R. Stanley Williams, Jinhua ` Yang, Matthew Pickett, Gilberto Ribeiro, John Paul Strachan
-
Publication number: 20120104342Abstract: A memristive device includes a first electrode, a second electrode crossing the first electrode at a non-zero angle, and an active region disposed between the first and second electrodes. The active region has a controlled defect profile throughout its thickness.Type: ApplicationFiled: July 13, 2009Publication date: May 3, 2012Inventors: Jianhua Yang, Qiangfei Xia, Alexandre M. Bratkovski
-
Publication number: 20120104344Abstract: A semiconductor device includes a semiconductor element. The semiconductor element comprises a first insulating film, a resistance changing layer, a first electrode, a buried layer, and a second electrode. The first electrode is formed within the opening so as to cover side and bottom surfaces of an inner wall of the opening and so as to include a recessed portion and is in contact with the resistance changing layer via the upper end thereof. The second electrode is formed on the resistance changing layer so as to interpose the resistance changing layer between the second electrode, and the upper end of the first electrode and the buried layer. The semiconductor element changes an electronic resistance between the first and second electrodes by reversibly forming a conductive bridge in the resistance changing layer between the upper end of the first electrode and the second electrode.Type: ApplicationFiled: October 13, 2011Publication date: May 3, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Eiichirou KAKEHASHI
-
Publication number: 20120104346Abstract: A semiconductor device for providing heat management may include a first electrode with low metal thermal conductivity and a second electrode with low metal thermal conductivity. A metal oxide structure which includes a transition metal oxide (TMO) may be electrically coupled to the first electrode and second electrode and the metal oxide structure may be disposed between the first electrode and second electrode. An electrically insulating sheath with low thermal conductivity may surround the metal oxide structure.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Inventors: Wei Yi, Matthew D. Pickett, Gilberto Medeiros Ribeiro
-
Publication number: 20120104351Abstract: A stacking structure in which a stacked body (21) including a first conductive layer (13), a semiconductor layer (17), and a second conductive layer (18) and an interlayer insulating film (16) are alternately stacked in parallel to a substrate, a plurality of columnar electrodes (12) arranged so as to penetrated through the stacking structure in a stacking direction, a variable resistance layer (14) which is disposed between the columnar electrode (12) and the first conductive layer (13) and which has a resistance value that reversibly changes according to an application of an electric signal are included. The variable resistance layer (14) is formed by oxidizing part of the first conductive layer (13). The variable resistance layer (14) and an insulating film for electrically separating the semiconductor layer (17) and the second conductive layer (18) from the columnar electrode (12) are simultaneously formed in a single oxidation process.Type: ApplicationFiled: June 29, 2011Publication date: May 3, 2012Inventors: Zhiqiang Wei, Takeshi Takagi, Mitsuteru Iijima
-
Publication number: 20120091421Abstract: A nanostructure quick-switch memristor includes an upper electrode, a lower electrode and three layers of nanomembrane provided between the upper electrode and the lower electrode. The three layers of nanomembrane consist of an N-type semiconductor layer, a neutral semiconductor layer on the N-type semiconductor layer, and a P-type semiconductor layer on the neutral semiconductor layer. The nanostructure quick-switch memristor of the present invention has the quick switching speed, simple manufacturing method, and low manufacturing cost.Type: ApplicationFiled: June 30, 2010Publication date: April 19, 2012Inventors: Dianzhong Wen, Xiaohui Bai
-
Publication number: 20120091426Abstract: A resistance-variable element as disclosed has high reliability, high densification, and good insulating properties. The device provides a resistance-variable element in which a first electrode including a metal primarily containing copper, an oxide film of valve-metal, an ion-conductive layer containing oxygen and a second electrode are laminated in this order.Type: ApplicationFiled: June 21, 2010Publication date: April 19, 2012Applicant: NEC CORPORATIONInventors: Munehiro Tada, Toshitsugu Sakamoto, Yuko Yabe, Yukishige Saito, Hiromitsu Hada
-
Publication number: 20120091420Abstract: According to one embodiment a first variable resistance layer which is arranged between a second electrode and a first electrode and in which a first conductive filament is capable of growing based on metal supplied from the second electrode, and an n-th variable resistance layer which is arranged between an n-th electrode and an (n+1)-th electrode and in which an n-th conductive filament whose growth rate is different from the first conductive filament is capable of growing based on metal supplied from the (n+1)-th electrode are included, a configuration in which a plurality of conductive filaments is electrically connected in series between the first electrode layer and the (n+1)-th electrode layer is included, and a resistance is changed in a stepwise manner.Type: ApplicationFiled: March 21, 2011Publication date: April 19, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Haruka KUSAI, Shosuke Fujii, Yasushi Nakasaki
-
Publication number: 20120091417Abstract: Multistate nonvolatile memory elements are provided. The multistate nonvolatile memory elements contain multiple layers. Each layer may be based on a different bistable material. The bistable materials may be resistive switching materials such as resistive switching metal oxides. Optional conductor layers and current steering elements may be connected in series with the bistable resistive switching metal oxide layers.Type: ApplicationFiled: December 20, 2011Publication date: April 19, 2012Applicant: Intermolecular, Inc.Inventor: Tony Chiang
-
Publication number: 20120091424Abstract: A variable and reversible resistive element includes a transition metal oxide layer, a bottom electrode and at least one conductive plug module. The bottom electrode is disposed under the transition metal oxide layer. The conductive plug module is disposed on the transition metal oxide layer. The conductive plug module includes a metal plug and a barrier layer. The conductive plug is electrically connected with the transition metal oxide layer. The barrier layer surrounds the metal plug, wherein the transition metal oxide layer is made by reacting a portion of a dielectric layer being directly below the metal plug and a portion of the barrier layer contacting the portion of the dielectric layer, wherein the dielectric layer is formed on the bottom electrode. Moreover, a non-volatile memory device and methods for operating and manufacturing the same is disclosed in specification.Type: ApplicationFiled: December 28, 2011Publication date: April 19, 2012Applicant: ART TALENT INDUSTRIAL LIMITEDInventors: Chrong-Jung LIN, Ya-Chin KING
-
Patent number: 8154002Abstract: The present invention generally relates to nanotechnology and submicroelectronic devices that can be used in circuitry and, in some cases, to nanoscale wires and other nanostructures able to encode data. One aspect of the invention provides a nanoscale wire or other nanostructure having a region that is electrically-polarizable, for example, a nanoscale wire may comprise a core and an electrically-polarizable shell. In some cases, the electrically-polarizable region is able to retain its polarization state in the absence of an external electric field. All, or only a portion, of the electricallypolarizable region may be polarized, for example, to encode one or more bits of data. In one set of embodiments, the electrically-polarizable region comprises a functional oxide or a ferroelectric oxide material, for example, BaTiO3, lead zirconium titanate, or the like.Type: GrantFiled: December 6, 2005Date of Patent: April 10, 2012Assignee: President and Fellows of Harvard CollegeInventors: Charles M. Lieber, Yue Wu, Hao Yan
-
Patent number: 8154003Abstract: The present disclosure provides a memory cell. The memory cell includes a first electrode, a variable resistive material layer coupled to the first electrode, a metal oxide layer coupled the variable resistive material layer; and a second electrode coupled to the metal oxide layer. In an embodiment, the metal oxide layer provides a constant resistance.Type: GrantFiled: August 9, 2007Date of Patent: April 10, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang, Tseung-Yuen Tseng, Chih-Yang Lin
-
Patent number: 8148708Abstract: A resistive memory device includes a first conductive line on a substrate, a vertical selection diode comprising a nanowire or a nanotube and being arranged over the first conductive line, a resistive element including a resistive layer arranged over the vertical selection diode; and a second conductive line arranged over the resistive element.Type: GrantFiled: December 26, 2008Date of Patent: April 3, 2012Assignee: Hynix Semiconductor Inc.Inventors: Yun-Taek Hwang, Yu-Jin Lee
-
Publication number: 20120074372Abstract: A memristor includes a first electrode of a nanoscale width; a second electrode of a nanoscale width; and an active region disposed between the first and second electrodes. The active region has a both a non-conducting portion and a source of dopants portion induced by electric field. The non-conducting portion comprises an electronically semiconducting or nominally insulating material and a weak ionic conductor switching material capable of carrying a species of dopants and transporting the dopants under an electric field. The non-conducting portion is in contact with the first electrode and the source of dopants portion is in contact with the second electrode. The second electrode comprises a metal reservoir for the dopants. A crossbar array comprising a plurality of the nanoscale switching devices is also provided. A process for making at least one nanoscale switching device is further provided.Type: ApplicationFiled: September 29, 2010Publication date: March 29, 2012Inventors: Jianhua Yang, Wei Yi, Michael Josef Stuke, Shih-Yuan Wang
-
Publication number: 20120069625Abstract: According to one embodiment, a resistance change element includes a first film provided on a first electrode side, a second film provided on a second electrode side, a barrier film sandwiched between the first film and the second film, and metal impurities added in the first or second film, the metal impurities migrating between the first and second films bi-directionally according to a direction of a first electric field generated between the first and second electrodes. The resistance change element has a first resistance state when the metal impurities are present in the first film, and the resistance change element has a second resistance state different from the first resistance state when the metal impurities are present in the second film.Type: ApplicationFiled: July 5, 2011Publication date: March 22, 2012Inventor: Junichi WADA
-
Publication number: 20120068144Abstract: According to one embodiment, there are provided a first electrode, a second electrode, first and second variable-resistance layers that are arranged between the first electrode and the second electrode, and at least one non variable-resistance layer that is arranged so that positions of the first and second variable-resistance layers between the first electrode and the second electrode are symmetrical to each other.Type: ApplicationFiled: April 29, 2011Publication date: March 22, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Ryota FUJITSUKA, Masahiro KIYOTOSHI, Katsuyuki SEKINE, Mitsuru SATO
-
Publication number: 20120068145Abstract: According to one embodiment, a nonvolatile memory device includes a first interconnect, an insulating layer, a needle-like metal oxide, and a second interconnect. The insulating layer is provided on the first interconnect. The needle-like metal oxide pierces the insulating layer in a vertical direction. The second interconnect is provided on the insulating layer.Type: ApplicationFiled: September 6, 2011Publication date: March 22, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Kouji MATSUO
-
Publication number: 20120063201Abstract: A nonvolatile memory element which can be initialized at low voltage includes a variable resistance layer (116) located between a lower electrode (105) and an upper electrode (107) and having a resistance value that reversibly changes based on electrical signals applied between these electrodes. The variable resistance layer (116) includes at least two layers: a first variable resistance layer (1161) including a first transition metal oxide (116b); and a second variable resistance layer (1162) including a second transition metal oxide (116a) and a third transition metal oxide (116c). The second transition metal oxide (116a) has an oxygen deficiency higher than either oxygen deficiency of the first transition metal oxide (116b) or the third transition metal oxide (116c), and the second transition metal oxide (116a) and the third transition metal oxide (116c) are in contact with the first variable resistance layer (1161).Type: ApplicationFiled: March 16, 2011Publication date: March 15, 2012Inventors: Yukio Hayakawa, Takumi Mikawa, Yoshio Kawashima, Takeki Ninomiya
-
Publication number: 20120064691Abstract: A treated conductive element is provided. A conductive element can be treated by depositing either a reactive metal or a very thin layer of material on the conductive element. The reactive metal (or very thin layer of material) would typically be sandwiched between the conductive element and an electrode. The structure additionally exhibits non-linear IV characteristics, which can be favorable in certain arrays.Type: ApplicationFiled: November 21, 2011Publication date: March 15, 2012Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: DARRELL RINERSON, WAYNE KINNEY, EDMOND R. WARD, STEVE KUO-REN HSIA, STEVEN W. LONGCOR, CHRISTOPHE J. CHEVALLIER, JOHN SANCHEZ, PHILIP F. S. SWAB
-
Publication number: 20120056147Abstract: A circuit is provided that includes a plurality of vertically oriented p-i-n diodes. Each p-i-n diode is coupled to a resistivity-switching element and includes a bottom heavily doped p-type region. When a voltage between about 1.5 volts and about 3.0 volts is applied across each p-i-n diode, a current of at least 1.5 microamps flows through 99 percent of the p-i-n diodes. Numerous other aspects are also provided.Type: ApplicationFiled: November 11, 2011Publication date: March 8, 2012Inventor: S. Brad Herner
-
Publication number: 20120049145Abstract: A non-volatile memory element includes: a memory layer disposed between a first electrode and a second electrode; and a buffer layer disposed between the memory layer and the first electrode. The memory layer includes a first material layer and a second material layer. The first material layer and the second material layer are configured to exchange ionic species to change a resistance state of the memory layer.Type: ApplicationFiled: May 25, 2011Publication date: March 1, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang-bum Lee, Chang-jung Kim, Young-bae Kim, Myoung-jae Lee, Ji-hyun Hur, Dong-soo Lee, Man Chang, Seung-ryul Lee
-
Publication number: 20120037879Abstract: An ion barrier layer made from a dielectric material in contact with an electronically insulating layer is operative to prevent mobile ions transported into the electronically insulating layer from passing through the ion barrier layer and into adjacent layers during data operations on a non-volatile memory cell. A conductive oxide layer in contact with the electronically insulating layer is the source of the mobile ions. A programming data operation is operative to transport a portion of the mobile ions into the electronically insulating layer and an erase data operation is operative to transport the mobile ions back into the conductive oxide layer. When the portion is positioned in the electronically insulating layer the memory cell stores data as a programmed conductivity profile and when a substantial majority of the mobile ions are positioned in the conductive oxide layer the memory cell stores data as an erased conductivity profile.Type: ApplicationFiled: October 25, 2011Publication date: February 16, 2012Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: LAWRENCE SCHLOSS, RENE MEYER, WAYNE KINNEY, ROY LAMBERTSON, JULIE CASPERSON BREWER
-
Publication number: 20120039113Abstract: A memory unit including a first transistor spanning a first transistor region in a first layer of the memory unit; a second transistor spanning a second transistor region in a second layer of the memory unit; a first resistive sense memory (RSM) cell spanning a first memory region in a third layer of the memory unit; and a second RSM cell spanning a second memory region in the third layer of the memory unit, wherein the first transistor is electrically coupled to the first RSM cell, and the second transistor is electrically coupled to the second RSM cell, wherein the second layer is between the first and third layers, wherein the first and second transistor have an transistor overlap region, and wherein the first memory region and the second memory region do not extend beyond the first transistor region and the second transistor region.Type: ApplicationFiled: October 25, 2011Publication date: February 16, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Xuguang Wang, Yong Lu, Hai Li, Hongyue Liu
-
Publication number: 20120037876Abstract: A bistable resistance random access memory is described for enhancing the data retention in a resistance random access memory member. A dielectric member, e.g. the bottom dielectric member, underlies the resistance random access memory member which improves the SET/RESET window in the retention of information. The deposition of the bottom dielectric member is carried out by a plasma-enhanced chemical vapor deposition or by high-density-plasma chemical vapor deposition. One suitable material for constructing the bottom dielectric member is a silicon oxide. The bistable resistance random access memory includes a bottom dielectric member disposed between a resistance random access member and a bottom electrode or bottom contact plug. Additional layers including a bit line, a top contact plug, and a top electrode disposed over the top surface of the resistance random access memory member. Sides of the top electrode and the resistance random access memory member are substantially aligned with each other.Type: ApplicationFiled: October 25, 2011Publication date: February 16, 2012Applicant: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh-Kun Lai, Kuang Yeu Hsieh
-
Patent number: 8115188Abstract: Disclosed herein is a memory element, including a parallel combination of a thin film transistor; and a resistance change element, the thin film transistor including a semiconductor thin film in which a channel region, and an input terminal and an output terminal located on both sides of the channel region, respectively, are formed, and a gate electrode overlapping the channel region through an insulating film to become a control terminal, the resistance change element including one conductive layer connected to the input terminal side of the thin film transistor, the other conductive layer connected to the output terminal side of the thin film transistor, and at least one oxide film layer disposed between the one conductive layer and the other conductive layer.Type: GrantFiled: January 23, 2009Date of Patent: February 14, 2012Assignee: Sony CorporationInventors: Dharam Pal Gosain, Makoto Takatoku, Yoshiharu Nakajima, Tsutomu Tanaka
-
Publication number: 20120032132Abstract: Nonvolatile memory elements may include a first electrode, a second electrode, a first buffer layer, a second buffer layer and a memory layer. The memory layer may be between the first and second electrodes. The first butter layer may be between the memory layer and the first electrode. The second buffer layer may be between the memory layer and the second electrode. The memory layer may be a multi-layer structure including a first material layer and a second material layer. The first material layer may include a first metal oxide which is of the same group as, or a different group from, a second metal oxide included in the second material layer.Type: ApplicationFiled: August 5, 2011Publication date: February 9, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-ryul Lee, Chang-jung Kim, Young-bae Kim, Myoung-jae Lee, Ji-hyun Hur, Dong-soo Lee, Man Chang, Chang-bum Lee
-
Publication number: 20120032133Abstract: This disclosure provides a method of fabricating a semiconductor device layer and associated memory cell structures. By performing a surface treatment process (such as ion bombardment) of a semiconductor device layer to create defects having a deliberate depth profile, one may create multistable memory cells having more consistent electrical parameters. For example, in a resistive-switching memory cell, one may obtain a tighter distribution of set and reset voltages and lower forming voltage, leading to improved device yield and reliability. In at least one embodiment, the depth profile is selected to modulate the type of defects and their influence on electrical properties of a bombarded metal oxide layer and to enhance uniform defect distribution.Type: ApplicationFiled: October 4, 2011Publication date: February 9, 2012Applicant: INTERMOLECULAR, INC.Inventors: Michael Miller, Prashant Phatak, Tony Chiang, Xiying Chen, April Schricker, Tanmay Kumar
-
Patent number: 8110476Abstract: In accordance with aspects of the invention, a method of forming a memory cell is provided, the method including forming a steering element above a substrate, and forming a memory element coupled to the steering element, wherein the memory element comprises a carbon-based material having a thickness of not more than ten atomic layers. The memory element may be formed by repeatedly performing the following steps: forming a layer of a carbon-based material, the layer having a thickness of about one monolayer, and subjecting the layer of carbon-based material to a thermal anneal. Other aspects are also described.Type: GrantFiled: April 6, 2009Date of Patent: February 7, 2012Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Alper Ilkbahar, April D. Shricker
-
Publication number: 20120025161Abstract: In an electronic device, a diode and a resistive memory device are connected in series. The diode may take a variety of forms, including oxide or silicon layers, and one of the layers of the diode may make up a layer of the resistive memory device which is in series with that diode.Type: ApplicationFiled: October 11, 2011Publication date: February 2, 2012Inventors: Manuj RATHOR, An CHEN, Steven AVANZINO, Suzette K. PANGRLE
-
Publication number: 20120026780Abstract: A memory cell including a memory element comprising an electrolytic insulator in contact with a conductive metal oxide (CMO) is disclosed. The CMO includes a crystalline structure and can comprise a pyrochlore oxide, a conductive binary oxide, a multiple B-site perovskite, and a Ruddlesden-Popper structure. The CMO includes mobile ions that can be transported to/from the electrolytic insulator in response to an electric field of appropriate magnitude and direction generated by a write voltage applied across the electrolytic insulator and CMO. The memory cell can include a non-ohmic device (NOD) that is electrically in series with the memory element. The memory cell can be positioned between a cross-point of conductive array lines in a two-terminal cross-point memory array in a single layer of memory or multiple vertically stacked layers of memory that are fabricated over a substrate that includes active circuitry for data operations on the array layer(s).Type: ApplicationFiled: October 4, 2011Publication date: February 2, 2012Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: LAWRENCE SCHLOSS, JULIE CASPERSON BREWER, WAYNE KINNEY, RENE MEYER
-
Publication number: 20120025163Abstract: A variable resistance element that can stably perform a switching operation with a property variation being reduced by suppressing a sharp current that accompanies completion of forming process, and a non-volatile semiconductor memory device including the variable resistance element are realized. The non-volatile semiconductor memory device uses the variable resistance element for storing information in which a resistance changing layer is interposed between a first electrode and a second electrode, and a buffer layer is inserted between the first electrode and the resistance changing layer where a switching interface is formed. The buffer layer and the resistance changing layer include n-type metal oxides, and materials of the buffer layer and the resistance changing layer are selected such that energy at a bottom of a conduction band of the n-type metal oxide configuring the buffer layer is lower than that of the n-type metal oxide configuring the resistance changing layer.Type: ApplicationFiled: July 14, 2011Publication date: February 2, 2012Inventors: Junya ONISHI, Shinobu Yamazaki, Kazuya Ishihara, Yushi Inoue, Yukio Tamai, Nobuyoshi Awaya