Output Switching Noise Reduction Patents (Class 326/26)
-
Patent number: 8791717Abstract: Pre-Charge Static Logic (PCSL), is an asynchronous-logic Quasi-Delay-Insensitive architecture based on Static-Logic, featuring fully-range Dynamic Voltage Scaling including robust operation in the sub-threshold voltage regime, with simultaneous low hardware overheads, high-speed and yet low power dissipation. The invented PCSL logic circuit achieves this by integration of the Request sub-circuit into the Static-Logic cell. During the initial phase, the output of Static-Logic cell (within the PCSL logic circuit) is pre-charged. During the evaluate phase, the Static-Logic cell computes the input and the PCSL logic circuit outputs the computation.Type: GrantFiled: July 14, 2011Date of Patent: July 29, 2014Assignee: Nanyang Technological UniversityInventors: Joseph Sylvester Chang, Bah Hwee Gwee, Kwen Siong Chong
-
Patent number: 8713298Abstract: A processor based system with at least one processor, at least one memory controller and optionally other devices having bussed system with a fast and compact majority voter in the circuitry responsible for the bus inversion decision. The majority voter is implemented in analog circuitry having two branches. One branch sums the advantage of transmitting the bits without inversion, the other sums the advantage of transmitting the bits with inversion. The majority voter computes the bus inversion decision in slightly more than one gate delay by simultaneously comparing current drive in each branch.Type: GrantFiled: January 30, 2012Date of Patent: April 29, 2014Assignee: Round Rock Research, LLCInventor: Mayur Joshi
-
Patent number: 8692606Abstract: A method and system avoid ringing at an external power transistor subsequent to switching OFF the external power transistor. A driver circuit generates a drive signal for switching the external power transistor between OFF-state and ON-state. The driver circuit comprises a drive signal generation unit configured to generate a high drive signal triggering the external power transistor to switch to ON-state, wherein an output resistance of the driver circuit is adjustable, an oscillation detection unit to detect a degree of oscillation on the drive signal, and a resistance control unit to adjust the output resistance of the driver circuit based on the degree of oscillation on the drive signal.Type: GrantFiled: May 23, 2012Date of Patent: April 8, 2014Assignee: Dialog Semiconductor GmbHInventor: Horst Knoedgen
-
Patent number: 8680885Abstract: A low leakage logic circuit. The low leakage logic circuit includes a control circuit for logic circuit. The control circuit has a first transistor, a second transistor, a third transistor, a first diode, a first resistor and a second resistor. When the control circuit is ON, a first circuit path in the logic circuit is supplied with a first voltage from the source terminal of the third transistor. This voltage acts as a logic output and has the ability to source current at output terminal of the logic circuit. When the control circuit is OFF, a second circuit path in the logic circuit is supplied with a second voltage from the control circuit which is lower than the turn-on voltage of the second circuit path. This voltage is insufficient to turn ON the logic circuit, hence no current flows into the logic circuit.Type: GrantFiled: November 27, 2012Date of Patent: March 25, 2014Assignee: Anadigics, Inc.Inventors: Valter Karavanic, Gary Hau
-
Patent number: 8633733Abstract: A voltage mode transmitter equalizer has high efficiencies, yet consumes substantially constant supply current from the power supply and provides constant back-match impedance. The voltage mode transmitter equalizer is configured such that the output voltage of the signal to be output on a pair of transmission lines can be controlled according to the input data, but its return impedance is substantially matched to the differential impedance of the transmission lines and it draws substantially constant supply current from the power supply regardless of the output voltage of the signal. Further, an equalizer for a voltage-mode transmitter provides fine-granularity equalization settings by employing a variable pull-up conductance and a variable pull-down conductance. Conductance is varied by selectively enabling a plurality of conductance channels, at least some of which have resistance values that are distinct from one another.Type: GrantFiled: March 26, 2010Date of Patent: January 21, 2014Assignee: Rambus Inc.Inventors: Wayne D. Dettloff, John W. Poulton, John M. Wilson
-
Patent number: 8618831Abstract: Apparatus, systems, and methods are disclosed that operate to drive an output with a data signal and to boost a potential of the output in response to a boost signal. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: June 11, 2012Date of Patent: December 31, 2013Assignee: Micron Technology, Inc.Inventor: Gregory King
-
Patent number: 8619492Abstract: An on-die termination (ODT) circuit of a memory device comprising: a memory device having a memory core having a memory cell array; a data input/output pin connected to the memory core through a data buffer; and an on-die termination (ODT) circuit, comprising: a termination circuit configured to provide a termination impedance at the input/output data pin, the termination circuit having a switching device that selectively connects a termination impedance to the input/output data pin based on the presence of an asynchronous control signal (ACS), wherein the ACS is generated based on the presence of a memory WRITE command.Type: GrantFiled: November 2, 2010Date of Patent: December 31, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Jin Jeon
-
Patent number: 8610457Abstract: The semiconductor device includes a termination control unit configured to generate a termination enable signal and termination resistance information in response to termination activation information, dynamic activation information, normal resistance information, and dynamic resistance information wherein the termination enable signal is activated when a delay lock loop is inactivated, and a termination unit configured to be controlled in response to the termination enable signal and terminate an interface pad by using a resistance value determined by the termination resistance information.Type: GrantFiled: December 21, 2011Date of Patent: December 17, 2013Assignee: Hynix Semiconductor Inc.Inventor: Jong-Ho Jung
-
Patent number: 8610459Abstract: An integrated circuit device transmits, to a dynamic random access memory device (DRAM), a write command indicating that write data is to be sampled by a data interface of the DRAM, and a plurality of commands that specify programming a plurality of control values into a plurality of corresponding registers in the DRAM. The plurality of control values include first and second control values that indicate respective first and second terminations that the DRAM is to apply to the data interface during a time interval that begins a predetermined amount of time after the DRAM receives the write command, the first termination to be applied during a first portion of the time interval while the data interface is sampling the write data and the second termination to be applied during a second portion of the time interval after the write data is sampled.Type: GrantFiled: May 24, 2012Date of Patent: December 17, 2013Assignee: Rambus Inc.Inventors: Kyung Suk Oh, Ian P. Shaeffer
-
Patent number: 8588012Abstract: Termination of a high-speed signaling link is effected by simultaneously engaging on-die termination structures within multiple integrated-circuit memory devices disposed on the same memory module, and/or within the same integrated-circuit package, and coupled to the high-speed signaling link.Type: GrantFiled: June 1, 2011Date of Patent: November 19, 2013Assignee: Rambus, Inc.Inventors: John Wilson, Joong-Ho Kim, Ravindranath Kollipara, David Secker, Kyung Suk Oh
-
Patent number: 8581629Abstract: An apparatus is provided. The apparatus includes an analog timing controller and a digital state machine. An input circuit in the digital state machine is configured to receive a plurality of analog input signals, and an analog event circuit is coupled to the analog timing circuit, the glitch filter, and the input circuit. The analog event circuit and input circuit are configured to generate a composite event signal from the analog input signals and by using the analog timing circuit. The glitch filter is configured to receive the composite event signal. A clock generator also is coupled to the glitch filter, wherein the clock generator is configured to generate an aperiodic clock signal. The aperiodic clock signal is configured to be a synchronous clock signal for the digital state machine.Type: GrantFiled: May 17, 2012Date of Patent: November 12, 2013Assignee: Texas Instruments IncorporatedInventors: Gary F. Chard, Scott A. Morrison, Susan A. Curtis, Daniel A. King
-
Patent number: 8581621Abstract: A semiconductor memory device includes a first memory chip including a first on die termination (ODT) unit electrically connected to a first pad, the first pad being connected to a first terminal to receive a first signal, and a second memory chip including a second ODT unit electrically connected to a second pad, the second pad being connected to the first terminal to receive the first signal, the first ODT unit being configured to turn on/off according to a memory operation, the second ODT unit being configured to turn off regardless of the memory operation, and the first and second ODT units are switchable.Type: GrantFiled: May 15, 2012Date of Patent: November 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Joon-Young Park
-
Patent number: 8531205Abstract: One embodiment relates to a programmable output buffer which includes first and second programmable variable-impedance single-ended driver circuits and first and second termination circuits. The first termination circuit is coupled to a first output pin which is driven by the first programmable variable-impedance single-ended driver circuit, and the second termination circuit is coupled to a second output pin which is driven by the second programmable variable-impedance single-ended driver circuit. The first and second termination circuits are programmable to either provide parallel termination for a differential signal or drive single-ended signals with the parallel termination turned off. Other embodiments and features are also disclosed.Type: GrantFiled: January 31, 2012Date of Patent: September 10, 2013Assignee: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Xiaobao Wang, Khai Nguyen, Joseph Huang
-
Patent number: 8519736Abstract: A method of protection from noise of a digital signal generated by a comparator, including the steps of generating an output signal that switches from a first logic state to a second logic state at a first switching of logic state of the digital signal; detecting a change from the first logic state to the second logic state of the output signal; and inhibiting further switchings of the output signal for a first time interval after the change from the first logic state to the second logic state.Type: GrantFiled: February 29, 2012Date of Patent: August 27, 2013Assignee: STMicroelectronics S.r.l.Inventors: Arber Cauli, Luciano Prandi, Carlo Caminada
-
Patent number: 8519738Abstract: An impedance calibration circuit includes: a first calibration unit configured to compare a first converted voltage obtained by converting a first calibration signal with a reference voltage and vary the first calibration signal; a voltage detection unit configured to activate a voltage detection signal according to a level of a power supply voltage; a multiplexing unit configured to select and output the reference voltage or the first converted voltage in response to the detection signal; and a second calibration unit configured to compare a second converted voltage obtained by converting a second calibration signal with the level of the output signal of the multiplexing unit and vary the second calibration signal.Type: GrantFiled: January 3, 2012Date of Patent: August 27, 2013Assignee: SK Hynix Inc.Inventor: Ki Ho Kim
-
Patent number: 8513976Abstract: A single-ended signaling system in which transmitted and returned signal currents are enabled to flow substantially parallel to one another and thereby maintain a substantially uniform impedance along the length of a single-ended signal conductor. A reference plane is disposed substantially parallel to a single-ended signaling conductor and coupled to the signaling conductor within a signal-receiving IC and to signaling supply voltage nodes within a signal-transmitting IC. By this arrangement, an signal current flowing to or from the receiving IC via the signaling conductor is conducted to the reference plane, thereby enabling a signal-return current to flow back to or back from the transmitting IC along a single path that is substantially parallel to the signal conductor.Type: GrantFiled: September 16, 2010Date of Patent: August 20, 2013Assignee: Rambus Inc.Inventors: Kun-Yung (Ken) Chang, John W. Poulton
-
Patent number: 8487649Abstract: An output circuit includes a first transistor coupled to an external terminal and including a gate terminal that receives a first drive signal. The first transistor drives a potential at the external terminal in accordance with the first drive signal. A first capacitor includes a first end coupled to the gate terminal of the first transistor and a second end coupled to the external terminal. The output circuit also includes a circuit portion coupled to the first transistor. The circuit portion maintains the first transistor in an inactivated state when the gate terminal of the first transistor is in a floating state.Type: GrantFiled: January 17, 2012Date of Patent: July 16, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Kenichi Konishi, Hiroshi Miyazaki
-
Patent number: 8487647Abstract: System and method for deglitching an input signal. An output signal may be delayed to generate a delayed signal, the delayed signal determining a guard time interval following a desired transition in the input signal, and a logic circuit is used to keep the output signal unchanged during the guard time interval, and to allow the output signal to equal the input signal outside the guard time interval, based on a value of the delayed signal.Type: GrantFiled: September 13, 2011Date of Patent: July 16, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Juan Luis Lopez Rodriguez, Marina Ferran Farres, Pere Esterri Pedra
-
Patent number: 8482321Abstract: An input circuit includes a first differential amplification circuit receiving input from a first power source and an output of a first buffer circuit to output to an input of the first buffer circuit, a second differential amplification circuit receiving input from a second external power source and an output of a second buffer circuit to output to an input of the second buffer circuit, a first resistance coupled between the output of the first differential amplification circuit and the input of the first buffer circuit, and a second resistance coupled between the output of the second differential amplification circuit and the input of the first buffer circuit. The first resistance and the second resistance are arranged at symmetric positions to a node on a signal line from the input signal terminal to the output signal terminal.Type: GrantFiled: May 7, 2012Date of Patent: July 9, 2013Assignee: Renesas Electronics CorporationInventor: Yuji Nakajima
-
Patent number: 8482311Abstract: An output buffer circuit includes a control unit and an output driver. The control unit generates a control signal in response to a mode signal applied from an internal circuit. The output driver selectively performs a driver operation, a termination operation or an electrostatic discharge (ESD) protection operation in response to the control signal.Type: GrantFiled: July 11, 2011Date of Patent: July 9, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Kyung-Hoi Koo
-
Patent number: 8446172Abstract: One embodiment relates to a method of driving a transmission signal with pre-emphasis having minimal voltage jitter. A digital data signal is received, and a pre-emphasis signal is generated. The pre-emphasis signal may be a phase shifted and scaled version of the digital data signal. An output signal is generated by adding the pre-emphasis signal to the digital data signal within a driver switch circuit while low-pass filtering is applied to current sources of the driver switch circuit. Other embodiments, aspects, and features are also disclosed.Type: GrantFiled: May 6, 2011Date of Patent: May 21, 2013Assignee: Altera CorporationInventors: Allen Chan, Wilson Wong
-
Patent number: 8441870Abstract: A data strobe signal output driver includes a trigger block, a predriver block, and a main driver block. The trigger block is configured to receive a first signal, a second signal, a first clock and a second clock, and to output a predrive signal based thereon. The predriver block is configured to receive the predrive signal, a driver off signal and a termination enable signal, and to output a first main drive signal and a second main drive signal based thereon. The main driver block is configured to output a data strobe signal based on the first and second main drive signals.Type: GrantFiled: July 29, 2010Date of Patent: May 14, 2013Assignee: SK Hynic Inc.Inventor: Mi Hye Kim
-
Patent number: 8443223Abstract: Described are digital communication systems that transmit and receive parallel sets of data symbols. Differences between successive sets of symbols induce changes in the current used to express the symbol sets, and thus introduce supply ripple. A receiver adds compensation current to reduce supply ripple. The compensation current is calculated based upon prior data samples rather than the current symbols, and consequently increases the maximum instantaneous current fluctuations between adjacent symbol sets as compared with circuits that do not include the compensation. The frequency response of the power-distribution network filters out the increased data dependence of the local supply current, however, and consequently reduces the fluctuations of total supply current. Some embodiments provide compensation currents for both transmitted and received symbols.Type: GrantFiled: July 7, 2009Date of Patent: May 14, 2013Assignee: Rambus Inc.Inventor: Aliazam Abbasfar
-
Patent number: 8436658Abstract: A method and apparatus are provided that allow exploitation of the common mode characteristics of a differential transmission network to provide an additional data signal. Signal represents either a binary signal or a multi-valued signal to allow signaling of one or more bits of information. The signaling occurs through the variation of the common mode voltage in transmitters and is detected using differential receiver. One embodiment is presented that achieves signaling of an extended run length data sequence to allow continued transmitter/receiver synchronization throughout the transmission of the sequence. In an alternate embodiment, a separate data path is provided to signal the extended run length sequence when a common mode signaling path is not available.Type: GrantFiled: April 2, 2008Date of Patent: May 7, 2013Assignee: Xilinx, Inc.Inventor: William C. Black
-
Patent number: 8427196Abstract: A system includes analog supply circuitry providing first and second analog potentials. A switch module assumes first or second states to enable and inhibit transfer of an analog electrical signal from a source module to a user module based upon a driving electrical signal. A driving device drives, based upon the driving electrical signal, a control terminal of the switch module, allowing the switch module to assume the first or second state. The driving device allows the switch module to make a first driving transition from the first state to the second state, and a second driving transition from the second state to the first state. The driving device alternately connects the control terminal to a first reference potential, during the first state, and to a second reference potential, during the second state.Type: GrantFiled: September 29, 2010Date of Patent: April 23, 2013Assignee: STMicroelectronics S.R.L.Inventors: Pierangelo Confalonieri, Federico Guanziroli, Marco Zamprogno
-
Patent number: 8415970Abstract: Aspects of the disclosure provide a method for reducing crosstalk effects. The method includes tracking data for output onto at least a first transmission line and a second transmission line, determining a combined pattern in a first signal and a second signal to be respectively transmitted by the first transmission line and the second transmission line, and setting a delay to transmit at least one of the first signal and the second signal as a function of the combined pattern.Type: GrantFiled: February 2, 2012Date of Patent: April 9, 2013Assignee: Marvell Israel (M.I.S.L.) Ltd.Inventor: Reuven Ecker
-
Patent number: 8415971Abstract: A transceiving circuit resistance calibrating method, which is applied to a transceiving circuit. The method includes: inputting a first current to a transmitter to generate a first output voltage, wherein the first current is generated according to a ratio between a predetermined voltage and an inner resistor of a chip; inputting a second current to a transmitter to generate a second output voltage, wherein the first current is generated according to a ratio between the predetermined voltage and a predetermined resistor; and adjusting a first adjustable resistance module according to a difference between the first output voltage and the second output voltage.Type: GrantFiled: February 15, 2012Date of Patent: April 9, 2013Assignee: Realtek Semiconductor Corp.Inventors: Chien-Ming Wu, Su-Liang Liao
-
Patent number: 8395417Abstract: A digital noise filter circuit includes a gating clock generating circuit and a noise filter circuit. The gating clock generating circuit compares logic levels of an input signal and an output signal of the noise filter circuit. The gating clock generating circuit supplies a gating clock as an operating clock to the noise filter circuit when the logic levels of both signals do not coincide, and halts supply of the gating clock when the logic levels of both signals do coincide. The noise filter circuit removes noise from the input signal and outputting the resultant signal as the output signal.Type: GrantFiled: May 12, 2011Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventor: Ryoichi Yamaguchi
-
Patent number: 8390315Abstract: Circuits and techniques for operating an integrated circuit (IC) with a configurable input-output circuit are disclosed. A disclosed circuit includes a single-ended input-output buffer coupled to an output terminal. The single-ended input-output buffer is operable to transmit an input signal to the output terminal as an output signal. A pre-emphasis circuit that is operable to sharpen a first edge and a second edge of the output signal is coupled between the single-ended input-output buffer and the output terminal. The first edge of the output signal is sharpened when the input signal switches from a first logic level to a second logic level while the second edge of the output signal is sharpened when the input signal switches from the second logic level to the first logic level.Type: GrantFiled: January 20, 2012Date of Patent: March 5, 2013Assignee: Altera CorporationInventors: Xiaobao Wang, Chiakang Sung, Joseph Huang, Khai Nguyen
-
Patent number: 8390329Abstract: A method for controlling a hold buffer delay is provided. A control voltage is generated in response to a measurement of at least one of process variation, temperature variation, and supply voltage variation to compensate for a hold violation, and the delay of a buffer is adjusted using the control voltage. A first data signal is provided in synchronization with a first clock signal. A logic operation is performed on the first signal so as to generate a second data signal. A third data signal is generated and outputted in synchronization with a second clock signal, and at least one of the first and second data signals is buffered with the buffer.Type: GrantFiled: December 12, 2011Date of Patent: March 5, 2013Assignee: Texas Instruments IncorporatedInventor: Srinivasa R. Sridhara
-
Patent number: 8384421Abstract: A system is provided with a digital complementary-metal-oxide-semiconductor (CMOS) device and a noise cancellation circuit. The CMOS device has a first interface to accept a binary logic input signal, a second interface to accept a source current, a third interface to supply a binary logic output signal, and a fourth interface connected to a first dc voltage (e.g., ground) to sink current. A first resistor is interposed between a second dc voltage (e.g., Vdd), with a potential higher than the first dc voltage, and the second interface of the CMOS device. The noise cancellation circuit has a first interface connected to the second dc voltage. The noise cancellation circuit high pass filters ac noise on the second dc voltage, amplifies the filtered noise, and supplies the amplified noise at a second interface connected to the second interface of the CMOS device.Type: GrantFiled: April 21, 2011Date of Patent: February 26, 2013Assignee: Applied Micro Circuits CorporationInventors: Luca Ravezzi, Hamid Partovi
-
Patent number: 8368428Abstract: Various systems and methods are provided for integrated circuit clocking. In one embodiment, an integrated circuit system includes a plurality of combinational logic groups, each combinational logic group having a propagation time; and means for delaying a synchronizing clock signal supplied to at least one of the plurality of combinational logic groups based upon a period of the synchronizing clock signal and the propagation time of the at least one combinational logic group. In another embodiment, a method includes delaying a clock signal to produce a delayed clock signal and communicating the clock signal and the delayed clock signal to separate groups of the combinational logic circuit during a clock cycle that results in a reduction in power consumption by the combinational logic circuit.Type: GrantFiled: September 9, 2011Date of Patent: February 5, 2013Assignee: East-West Innovation CorporationInventors: Deanne Tran Vo, Thomas Jeffrey Bingel
-
Patent number: 8334706Abstract: An impedance calibration mode control circuit includes: a first signal generating unit configured to generate a first calibration control signal in response to a ZQ calibration command received after a power-up operation; and a second signal generating unit configured to generate a second calibration control signal during a refresh operation of a semiconductor device.Type: GrantFiled: December 22, 2010Date of Patent: December 18, 2012Assignee: Hynix Semiconductor Inc.Inventor: In-Jun Moon
-
Patent number: 8330490Abstract: An interlock circuit includes an input delay unit and an output suppressing unit. The input delay unit delays a plurality of input signals, provides a plurality of delayed input signals, and provides a plurality of exclusive input signals by performing a logical operation on the plurality of delayed input signals. The output suppressing unit provides a plurality of output signals, which are not simultaneously enabled, based on the plurality of exclusive input signals and the plurality of input signals.Type: GrantFiled: November 8, 2010Date of Patent: December 11, 2012Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Jung-ho Lee, Eun-Chul Kang, Won-Hi Oh
-
Patent number: 8319519Abstract: An impedance code generation circuit includes an impedance unit configured to drive a calibration node to a first level by using an impedance value determined by an impedance code, a code generation unit configured to generate the impedance code so that a voltage of the calibration node has a voltage level between a first reference voltage and a second reference voltage, and a reference voltage generation unit configured to generate the first reference voltage and the second reference voltage in response to the impedance code.Type: GrantFiled: December 23, 2010Date of Patent: November 27, 2012Assignee: Hynix Semiconductor Inc.Inventor: Kwang-Su Lee
-
Patent number: 8314633Abstract: Described herein are various principles for operating a transmitter circuit to reduce noise affecting a signal being generated and reducing jitter. In some embodiments, a circuit is operated in a way that switching occurs at or above a bit rate of transmission, such that at least one switch changes state at least for every bit. Operating the circuit in such a way leads to a switching rate that is above a resonant frequency of the circuit and prevents large oscillations and noise from being inserted into the signal and causing communication problems.Type: GrantFiled: December 30, 2009Date of Patent: November 20, 2012Assignee: STMicroelectronics Pvt. Ltd.Inventors: Nitin Gupta, Tapas Nandy, Phalguni Bala, Pikul Sarkar
-
Patent number: 8305871Abstract: Described are methods and circuits for reducing the error-inducing effects of crosstalk. Communication circuits in accordance with some embodiments adjust the phase of transmitted “aggressor” data to misalign transmitted signals from the perspective of “victim” channels. This misalignment moves the noise artifacts cross coupled to the victim channel away from sensitive sample times in the victim data, and consequently reduces the net effects of aggressor crosstalk on neighboring victim channels. Some embodiments reduce the effects of crosstalk by introducing static timing offsets to one or a plurality of aggressor transmitters, one or a plurality of victim transmitters, or some combination of aggressor and victim transmitters. Other embodiments dynamically alter the relative timing of aggressor and victim transmitters.Type: GrantFiled: December 24, 2008Date of Patent: November 6, 2012Assignee: Rambus Inc.Inventor: Jared L. Zerbe
-
Patent number: 8299831Abstract: A semiconductor device includes a slew rate controller configured to receive a mode register set signal and data and to activate a driving strength control signal for controlling the driving strength of a driving unit using the data in response to a code value of the mode register set signal. The driving unit is configured to pull a data output terminal up and down in response to the driving strength control signal.Type: GrantFiled: September 9, 2011Date of Patent: October 30, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Kyo-Min Sohn
-
Patent number: 8269522Abstract: A current boost circuit acts as an “eye opener” for a digital bus line. A controlled current injects a fraction of the normal signaling current magnitude from a source driver onto the bus line, after a transition between the two logical states on the bus line is detected. The duration of the additional current injection is a fraction of the unit interval. In one embodiment, a linear system uses the summation of a proportional boost current and a delayed and negated proportional boost current. In another embodiment, a positive or negative edge detection circuit triggers a monostable pulse generator that controls the injection of short bursts of additional current into the bus lines. In some embodiments the boost current is suppressed when the bus line is driven from a driver other than the source driver.Type: GrantFiled: December 13, 2010Date of Patent: September 18, 2012Assignee: ST-Ericsson SAInventors: Charles Razzell, Hong Sair Lim, Batuhan Okur, Jerome Tjia, Tue Fatt David Wee
-
Patent number: 8264252Abstract: The termination circuit includes first and second resistance circuits and is connected to a transmission line. The first resistance circuit is disposed on at least one of a pull-up side, which is between the transmission line and a power source, and a pull-down side, which is between the transmission line and ground, and has a negative property, by which an increase in an applied voltage decreases a resistance value of the first resistance circuit. The second resistance circuit is connected in parallel to the first resistance circuit. The second resistance circuit has a positive property, by which an increase in the applied voltage increases a resistance value of the second resistance circuit.Type: GrantFiled: September 27, 2010Date of Patent: September 11, 2012Assignee: Fujitsu LimitedInventor: Hiroshi Maruyama
-
Patent number: 8233551Abstract: A method and apparatus for dynamically adjusting power of a transmitter is herein described. A transmitter transmits a pattern to a receiver at a differential voltage. The length of the pattern, in one embodiment, is selected to be a reasonable length training pattern, as not to incur an extremely long training phase. If errors are detected at the receiver in the pattern, the transmitter steps the differential voltage until errors are not detected in the pattern at the receiver. The differential voltage, where no errors are detected, is scaled by a proportion of a target confidence level to a measured confidence level associated with the reasonable length training pattern. As a result, a training phase is potentially reduced and power is saved while not sacrificing confidence levels in error rates in the data exchange between the transmitter and receiver.Type: GrantFiled: July 7, 2008Date of Patent: July 31, 2012Assignee: Intel CorporationInventor: Andy Martwick
-
Patent number: 8217680Abstract: A method of operating inverter may include providing a load transistor and a driving transistor connected to the load transistor wherein at least one of the load transistor and the driving transistor has a double gate structure, and varying a threshold voltage of the at least one of the load transistor and the driving transistor having the double gate structure. A threshold voltage of the load transistor or the driving transistor may be adjusted by the double gate structure, and accordingly, the inverter may be an enhancement/depletion (E/D) mode inverter.Type: GrantFiled: March 29, 2011Date of Patent: July 10, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sangwook Kim, Ihun Song, Changjung Kim, Jaechul Park, Sunil Kim
-
Patent number: 8203357Abstract: An integrated circuit may include a plurality of circuit sub-systems that include at least one converter circuit operating in respective critical phases and non-critical phases of operation, a clock distribution circuit that has an input for an externally-supplied clock signal that is active during the non-critical phases and inactive during the critical phases, and a clock generator to generate an internal clock signal to the converter circuit that is active when the external-supplied clock signal is inactive.Type: GrantFiled: December 4, 2009Date of Patent: June 19, 2012Assignee: Analog Devices, Inc.Inventors: Yoshinori Kusuda, Michael Coln, Gary Carreau
-
Patent number: 8198917Abstract: The present invention provides a current segmentation circuit for optimizing output waveform from high speed data transmission interface, which comprises a four current sources controlled by four switches to segment current so as to control the rising and falling time of the high speed transmission data, and to match the delay of the current control signal and the delay of the data, wherein the four current sources are I1, I2, I3 and I4, and the current control switches are K1, K2, K3 and K4, wherein I1+I2=I3+I4, wherein the switches K1 and K3 control the current I1/I3 to flow into DP/DM line, and the switches K2 and K4 control the current I2/I4 to flow into DP/DM line. The present invention can depress overshoot and eliminate turning point in the waveform.Type: GrantFiled: July 10, 2009Date of Patent: June 12, 2012Assignee: IPGoal Microelectronics (SiChuan) Co., Ltd.Inventors: Fei Ye, Xiangyang Guo, Guojun Zhu
-
Patent number: 8198910Abstract: Apparatus, systems, and methods are disclosed that operate to drive an output with a data signal and to boost a potential of the output in response to a boost signal. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 6, 2010Date of Patent: June 12, 2012Assignee: Micron Technology, Inc.Inventor: Gregory King
-
Patent number: 8193838Abstract: An input circuit, includes a first buffer circuit, a second buffer circuit, a first differential amplification circuit that includes a first input coupled to a first external power source terminal, a second input coupled to an output of the first buffer circuit, and an output coupled to an input of the first buffer circuit, and a second differential amplification circuit that includes a first input coupled to a second external power source terminal, a second input coupled to an output of the second buffer circuit, and an output coupled to an input of the second buffer circuit.Type: GrantFiled: May 6, 2011Date of Patent: June 5, 2012Assignee: Renesas Electronics CorporationInventor: Yuji Nakajima
-
Patent number: 8195855Abstract: A bus system includes a plurality of stubs; a plurality of connectors, each of which is serially coupled between a corresponding one of the stubs and a corresponding one of memory modules; a plurality of first serial loads, each of which is serially coupled to a corresponding one of the connectors; and a plurality of second serial loads, each of which is serially coupled to characteristic impedance of a transmission line of a corresponding one of the stubs, wherein the first and the second serial loads are determined to be impedance matched at each transmission line terminal of the stubs.Type: GrantFiled: June 3, 2009Date of Patent: June 5, 2012Assignees: Hynix Semiconductor Inc., Seoul National University Industry FoundationInventors: Deog-Kyoon Jeong, Suhwan Kim, Woo-Yeol Shin, Dong-Hyuk Lim, Ic-Su Oh
-
Patent number: 8188762Abstract: A control component outputs to an integrated circuit device an indication to apply one of a plurality of controllable termination impedance configurations at a data input of the integrated circuit device. The indication causes the integrated circuit device to apply a first of the controllable termination impedance configurations at the data input during a first internal state of the integrated circuit device corresponding to the reception of write data on the data input, and causes the integrated circuit device to apply a second of the controllable termination impedance configurations at the data input during a second internal state of the integrated circuit device that follows the first internal state.Type: GrantFiled: July 12, 2011Date of Patent: May 29, 2012Assignee: Rambus Inc.Inventors: Kyung Suk Oh, Ian P. Shaeffer
-
Patent number: 8183880Abstract: Embodiments of the present invention provide electronic devices, memory devices and methods of driving an on-chip signal off a chip. In one such embodiment, an on-chip signal and a second signal complementary to the on-chip signal are generated and provided to the two inputs of a differential driver. One output of the differential driver circuitry is coupled to an externally-accessible output terminal of the package. The other output may be terminated off the chip, but within the package. By routing the output signal and a second complementary output through the package, crosstalk potentially caused by the output signal can be reduced. Simultaneous switching output noise may also be reduced through use of a current-steering differential driver topology. Signal symmetry may also improve, reducing inter-symbol interference.Type: GrantFiled: May 4, 2010Date of Patent: May 22, 2012Assignee: Micron Technology, Inc.Inventors: Timothy Hollis, Brent Keeth
-
Patent number: 8179160Abstract: An integrated circuit (IC) includes an input/output (I/O) circuit supporting high-speed operation and multiple I/O logic-level swings. The I/O circuit includes a first output signal chain to generate outputs with a first logic level swing, and a second output signal chain to generate outputs with a second logic level swing. The outputs of the first output signal chain and the second output signal chain are connected to a same output pad of the IC. Transistors in the first output signal chain and the second output signal chain are fabricated using corresponding gate oxide characteristics. The second output signal chain includes protection circuitry to prevent transistors in the second output signal chain from being subjected to voltage stresses beyond a safe limit. An input circuit in the I/O circuit similarly includes multiple input signal chains to enable reception of input signals of different logic-level swings from a same input pad.Type: GrantFiled: December 17, 2010Date of Patent: May 15, 2012Assignee: Texas Instruments IncorporatedInventors: Rajat Chauhan, Ankur Gupta, Vikas Narang