Differential Input Patents (Class 327/65)
  • Patent number: 11073428
    Abstract: A temperature-sensing device configured to monitor a temperature includes: a first conductive line; a second conductive line, wherein the first and second conductive lines have respective different cross-sectional dimensions; a sensing circuit, coupled to the first and second conductive lines, and configured to determine a logic state of an output signal based on a difference between respective signal levels present on the first and second conductive lines; and a control circuit, coupled to the sensing circuit, and configured to determine whether the monitored temperature is above or below a pre-defined threshold temperature based on the determined logic state.
    Type: Grant
    Filed: September 26, 2018
    Date of Patent: July 27, 2021
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Shih-Lien Linus Lu, Ming-Hsien Lin, Anthony Oates
  • Patent number: 11018640
    Abstract: A differential amplifier includes: first and second input nodes; first and second output nodes; first and second supply nodes; first and second offset compensation nodes; first and second amplifier staged configured to generate first and second output voltages at the first and second output nodes as a function of first and second input voltages of the first and second input nodes and first and second offset compensation voltages of the first and second offset compensation nodes; and a feedback circuit configured to generate the first and second offset compensation voltages as a function of the first and the second output voltages. The feedback circuit includes: a coupling circuit coupled between the first and second offset compensation nodes, wherein the coupling circuit comprises one or more passive electric components.
    Type: Grant
    Filed: May 13, 2019
    Date of Patent: May 25, 2021
    Assignee: STMicroelectronics S.r.l.
    Inventor: Daniele Grasso
  • Patent number: 10972115
    Abstract: A method of operation in an analog-to-digital converter (ADC) includes performing a calibration operation. The calibration operation includes sampling an input analog reference voltage. A sequence of charge sharing transfers is then performed with a charge sharing regulator to transfer an actual amount of charge between a charge source and a charge load based on the input analog reference voltage. The transferred actual amount of charge is compared to a reference charge value corresponding to the reference voltage. A control input to the charge sharing regulator is adjusted to correspondingly adjust charge sharing of a subsequent amount of charge based on the comparing.
    Type: Grant
    Filed: May 15, 2020
    Date of Patent: April 6, 2021
    Assignee: Movellus Circuits, Inc.
    Inventors: Jeffrey Alan Fredenburg, Yuxiang Mu, Noman Hai
  • Patent number: 10902166
    Abstract: A resilient system implementation in a network-on-ship with at least one functional logic unit and at least one duplicated logic unit. A resilient system and method, in accordance with the invention, are disclosed for detecting a fault or an uncorrectable error and isolating the fault. Isolation of the fault prevents further propagation of the fault throughout the system. The resilient system includes isolation logic or an isolation unit that isolates the fault.
    Type: Grant
    Filed: December 13, 2018
    Date of Patent: January 26, 2021
    Assignee: ARTERIS, INC.
    Inventors: Benoit de Lescure, Alexis Boutiller
  • Patent number: 10852328
    Abstract: Provided is a zero-crossing detection circuit capable of detecting zero-crossing with high accuracy without being influenced by noise. The zero-crossing detection circuit includes a first comparison circuit, a second comparison circuit having a hysteresis function, and a logic circuit. The first comparison circuit is configured to output a zero-crossing detection result of a first input signal and a second input signal. The second comparison circuit is configured to output a comparison result of the first input signal and the second input signal. The logic circuit includes a unit configured to determine whether to reflect the zero-crossing detection result to output of the logic circuit based on the zero-crossing detection result and the comparison result.
    Type: Grant
    Filed: December 17, 2019
    Date of Patent: December 1, 2020
    Assignee: ABLIC INC.
    Inventor: Minoru Ariyama
  • Patent number: 10819316
    Abstract: Circuits and methods for reducing and cancelling out kickback noise are disclosed. In one example, a circuit for a comparator is disclosed. The circuit includes: a first transistor group, a second transistor group, and a first switch. The first transistor group comprises a first transistor having a drain coupled to a first node, and a second transistor having a source coupled to the first node. Gates of the first transistor and the second transistor are coupled together to a first input of the comparator. The second transistor group comprises a third transistor having a drain coupled to a second node, and a fourth transistor having a source coupled to the second node. Gates of the third transistor and the fourth transistor are coupled together to a second input of the comparator. The first switch is connected to and between the first node and the second node.
    Type: Grant
    Filed: June 28, 2019
    Date of Patent: October 27, 2020
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Chin-Ho Chang, Jaw-Juinn Horng, Yung-Chow Peng
  • Patent number: 10666244
    Abstract: A comparator includes a first constant current source, a first transistor having a drain connected to the first constant current source, a gate connected to a non-inverted input terminal, and a source connected to an inverted input terminal, a second constant current source connected between the inverted input terminal and a second power supply terminal, a second transistor having a source connected to a first power supply terminal, a gate connected to the drain of the first transistor, and a drain connected to an output terminal, and a third constant current source connected between the drain of the second transistor and the second power supply terminal. An oscillation circuit includes comparators in which at least one of the comparators is a comparator described above.
    Type: Grant
    Filed: June 12, 2019
    Date of Patent: May 26, 2020
    Assignee: ABLIC INC.
    Inventor: Kaoru Sakaguchi
  • Patent number: 10666419
    Abstract: A semiconductor circuit including a clocked comparator and an offset application circuit. The clocked comparator is configured to receive a first input signal and a second input signal from a host and compare the first input signal and the second input signal. The offset application circuit is configured to apply an offset to the first input signal. The clocked comparator is configured to be driven based on a reference clock provided from the host.
    Type: Grant
    Filed: August 22, 2018
    Date of Patent: May 26, 2020
    Assignees: Samsung Electronics Co., Ltd., Research & Business Foundation Sungkyunkwan University
    Inventors: Sung-Ha Kim, Hwa Seok Oh, Jin Hyeok Choi, Jang-Hoon Chun
  • Patent number: 10587259
    Abstract: A circuit and a method are described for generating differential voltages.
    Type: Grant
    Filed: September 12, 2018
    Date of Patent: March 10, 2020
    Assignee: Robert Bosch GmbH
    Inventors: Simon Weissenmayer, Steffen Walker, Jochen Huebl
  • Patent number: 10491205
    Abstract: A method for offset calibration of a voltage comparator is disclosed according to certain aspects of the present disclosure. The method includes applying a first bias voltage to a gate of a first compensation transistor, wherein the first compensation transistor is coupled in series with a first input transistor of the voltage comparator. The method also includes applying a second bias voltage to a gate of a second compensation transistor, wherein the second compensation transistor is coupled in series with a second input transistor of the voltage comparator. The method further includes sensing a logic value at an output of the voltage comparator, and adjusting the first bias voltage and the second bias voltage based on the sensed logic value.
    Type: Grant
    Filed: December 15, 2017
    Date of Patent: November 26, 2019
    Assignee: QUALCOMM Incorporated
    Inventor: Terrence Brian Remple
  • Patent number: 10432305
    Abstract: A loss of signal (LOS) detector may include a comparator including a first input, a second input and an output indicating a LOS status. The LOS detector further includes circuitry to compare a first signal on the first input generated by differential input signals and a threshold signal common mode with a second signal on the second input generated by differential threshold signals at a first level and an input signal common mode. The circuit further configured to generate a LOS indicator on the output based on the compare.
    Type: Grant
    Filed: October 2, 2018
    Date of Patent: October 1, 2019
    Assignee: Finisar Corporation
    Inventor: Sagar Ray
  • Patent number: 10419247
    Abstract: A transmission circuit includes a current output circuit that outputs a current to a first node, a first switch element provided between the first node and a first signal line, and a second switch element provided between the first node and a second signal line. When a transmission signal is at a first logic level, the first switch element is ON and the second switch element is OFF. When the transmission signal is at a second logic level, the first switch element is OFF and the second switch element is ON. The current output circuit outputs a second current in an n-bit period after the logic level of the transmission signal is inverted, and outputs a first current after the n-bit period.
    Type: Grant
    Filed: August 28, 2018
    Date of Patent: September 17, 2019
    Assignee: SEIKO EPSON CORPORATION
    Inventors: Yoshiyuki Kamihara, Toshimichi Yamada
  • Patent number: 10417143
    Abstract: Data and power are transmitted a master to a peripheral, with power communicated from a controller circuit board to the peripheral circuit board across data lines. Power is transmitted from the voltage regulator of the controller circuit board to an SPI or SSI master. Power over Synchronous Serial Interface (SSI) and Serial Peripheral Interface (SPI) uses Ethernet cable or custom 2 to 4-pair cable to move power high speed data between a microprocessor and a peripheral.
    Type: Grant
    Filed: October 6, 2016
    Date of Patent: September 17, 2019
    Assignee: Esker Technologies, LLC
    Inventor: Brian S. Olmstead
  • Patent number: 10381864
    Abstract: A semiconductor device includes a first signal outputting portion; a second signal outputting portion; and a voltage outputting portion. The first signal outputting portion compares a first voltage output from a first power source and a second voltage output from a second power source, and to output a comparison result. The second signal outputting portion determines whether the second voltage is greater than a threshold voltage, and to output a determination result. The voltage outputting portion outputs the second voltage from an output terminal when the second voltage is greater than the threshold voltage. Further, the voltage outputting portion outputs one of the first voltage and the second voltage from the output terminal when the second voltage is smaller than the threshold voltage.
    Type: Grant
    Filed: March 4, 2016
    Date of Patent: August 13, 2019
    Assignee: LAPIS SEMICONDUCTOR CO., LTD.
    Inventor: Kouhei Tanaka
  • Patent number: 10284194
    Abstract: A differential pair gain stage is disclosed. In one embodiment, the gain stage includes a differential pair of depletion-mode transistors, including a first and a second n-type transistor. In certain embodiments of the invention, the depletion mode transistor may be GaN (gallium nitride) field effect transistors. The gain stage includes an active load including one or more depletion mode transistors electrically coupled to at least one of the drains of depletion mode transistors of the differential pair. The active load may include a source follower for maintaining the AC voltages at the drains of the differential pair at a constant value and may further include a casocde stage for setting a fixed drain source voltage across the output transistors to increase the output impedance and gain of the stage.
    Type: Grant
    Filed: December 4, 2015
    Date of Patent: May 7, 2019
    Assignee: Analog Devices, Inc.
    Inventors: Yogesh Jayaraman Sharma, James Fiorenza
  • Patent number: 10256776
    Abstract: A single-ended Class-A amplifier includes an amplification component (e.g., a vacuum tube) having at least an output terminal, a reference terminal and a control terminal. The control terminal receives a time-varying input signal. The amplification component responds to the time-varying input signal to vary an output voltage on the output terminal and to vary a current flowing between the output terminal and the reference terminal. A load is AC-coupled to the output terminal. A steered current source has a voltage input coupled to the output terminal and has a steered current output coupled to the output terminal. The steered current source is configured to increase the steered current to provide current to the load when the output voltage on the output terminal of the amplification component increases and to decrease the steered current when the output voltage on the output terminal of the amplification component decreases.
    Type: Grant
    Filed: August 29, 2018
    Date of Patent: April 9, 2019
    Assignee: Western Electric Export Corporation
    Inventors: Guenther Mania, Charles George Whitener, Jr.
  • Patent number: 10090922
    Abstract: A loss of signal (LOS) detector may include a comparator including a first input, a second input and an output indicating a LOS status. The LOS detector further includes circuitry to compare a first signal on the first input generated by differential input signals and a threshold signal common mode with a second signal on the second input generated by differential threshold signals at a first level and an input signal common mode. The circuit further configured to generate a LOS indicator on the output based on the compare.
    Type: Grant
    Filed: July 13, 2017
    Date of Patent: October 2, 2018
    Assignee: Finisar Corporation
    Inventor: Sagar Ray
  • Patent number: 10084374
    Abstract: According to embodiments, a semiconductor device includes a first switching element in which a first reference voltage is input to a gate; a second switching element in which a first voltage is input to a gate; a third switching element to which the first switching element is in Darlington connection; a fourth switching element to which the second switching element is in Darlington connection; a first current mirror circuit to regulate currents flowing in the third and fourth switching elements; a fifth switching element switched between ON and OFF states based on a difference between the first reference and the first voltages; a constant current circuit; a second current mirror circuit; and a voltage setting resistance element between a source of the first switching element and a gate of the third switching element or between a source of the second switching element and a gate of the fourth switching element.
    Type: Grant
    Filed: September 11, 2017
    Date of Patent: September 25, 2018
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Junichi Chisaka, Kei Kasai
  • Patent number: 10037814
    Abstract: A track and hold circuit includes a primary sampling capacitor, a primary switching transistor, and a cancellation transistor. The primary switching transistor is configured to provide a track state that connects an input signal to the primary sampling capacitor and a hold state that isolates the input signal from the primary sampling capacitor. The cancellation transistor is coupled to the primary sampling capacitor. The cancellation transistor is configured to inject a charge onto the primary sampling capacitor that cancels a charge injected onto the primary sampling capacitor by the primary switching transistor while the primary switching transistor is in the hold state.
    Type: Grant
    Filed: September 9, 2016
    Date of Patent: July 31, 2018
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Himanshu Aggrawal, Manar Ibrahim El-Chammas
  • Patent number: 10027516
    Abstract: An on-chip AC coupled receiver with offset calibration. The receiver includes AC coupling circuitry to couple a differential input signal into a coupled differential signal having a first signal and a second signal. The receiver includes a first comparator to generate a first error signal indicative of whether a first reference signal is greater or smaller than a signal derived from the coupled differential signal. The receiver includes a second comparator to generate a second error signal indicative of whether a second reference signal is greater or smaller than the signal derived from the coupled differential signal. The receiver further includes feedback circuitry to adjust a voltage offset between the first signal and the second signal of the coupled differential signal based on the first error signal and the second error signal.
    Type: Grant
    Filed: April 28, 2017
    Date of Patent: July 17, 2018
    Assignee: Rambus Inc.
    Inventor: Yikui Jen Dong
  • Patent number: 10014845
    Abstract: A circuit includes an active balun having an RF signal input and having differential signal outputs, the active balun including a first pair of transistors coupled to the RF signal input, the first pair of transistors including a first transistor of a first type and a second transistor of a second type, wherein the first type and second type are complementary; and an intermodulation distortion (IMD) sink circuit having an operational amplifier (op amp) coupled between a first node and a second node, wherein the first transistor and second transistor are coupled in series between the first node and the second node.
    Type: Grant
    Filed: March 28, 2017
    Date of Patent: July 3, 2018
    Assignee: QUALCOMM Incorporated
    Inventors: Timothy Donald Gathman, Chirag Dipak Patel, Sasha Vujcic, Aleksandar Miodrag Tasic, Wu-Hsin Chen, Klaas van Zalinge
  • Patent number: 9977057
    Abstract: A current measurement circuit may include unbuffered inputs, and the current may be sampled directly from the input pins. The input current created from each sample may be cancelled by injecting opposite charge on the subsequent sample. This direct sampling from the pins increases the common mode input range of the sense path without having to build high linearity rail-to-rail input buffers, hence lowering cost and power consumption of the current measurement path. It also allows for high-impedance input sampling. The measurement circuit may include multiple sampling stages, with a first sampling stage implemented as a switched-capacitor based circuit. A compensator circuit coupled in a feedback loop from the output of the first sampling stage to the input pins may be operated to provide the equivalent charge back to the input pins every cycle to cancel the input current required to charge the sampling capacitors of the first sampling stage.
    Type: Grant
    Filed: January 16, 2015
    Date of Patent: May 22, 2018
    Assignee: INTERSIL AMERICAS LLC
    Inventors: Travis J. Guthrie, James R. Toker, Narendra B. Kayathi, Brannon C. Harris
  • Patent number: 9838019
    Abstract: A field effect transistor current mode differential logic circuit comprising load transistors for converting the current output of each differential leg current to voltage output, and means for configuring the bulk of each differential leg's load transistor to be connected to the drain of the load transistor for use the logic circuit in Subthreshold Source Coupled Logic (STSCL) mode, and means for configuring the bulk of each leg load transistor to be connected to a voltage or to source of the same transistor for use in MOS current more logic (MCML) operation.
    Type: Grant
    Filed: October 20, 2011
    Date of Patent: December 5, 2017
    Assignee: Minima Processor Oy
    Inventors: Matthew Turnquist, Lauri Koskinen, Jani Mäkipää, Erkka Laulainen
  • Patent number: 9806732
    Abstract: The present disclosure relates to implementations of a method and a system for calibrating the system that includes analog-to-digital converters (ADCs). The method, performed on the system's corresponding components include, providing, from a signal generator, a first signal during a calibration mode. Parallel ADCs provide ADC outputs associated with the first signal. First parallel filters provide derivative signals associated with the ADC outputs. Second and third parallel filters provide first and second band-stop filtered signals associated with the ADC outputs and the derivative signals, respectively. The disclosure includes multiplying the first and the second band-stop filtered signals and selecting a portion of the multiplied signals that are accumulated for storage. The system incorporating these components performing these features is, accordingly, calibrated.
    Type: Grant
    Filed: March 10, 2017
    Date of Patent: October 31, 2017
    Assignee: SITUNE CORPORATION
    Inventors: Mahdi Khoshgard, Vahid Mesgarpour Toosi, Marzieh Veyseh
  • Patent number: 9755619
    Abstract: A rail-to-rail comparator circuit includes NMOS and PMOS differential input stages with associated loads that are coupled to a shared-load stage. The shared-load stage is coupled to an output stage that includes two active devices. By sharing the load stage between the two input stages, the comparator has a relatively small circuit area, low power draw, and low propagation delay with rail-to-rail input common-mode voltage range.
    Type: Grant
    Filed: September 4, 2016
    Date of Patent: September 5, 2017
    Assignee: NXP USA, INC.
    Inventors: Hao Zhi, Jie Jin, Yang Wang, Jianzhou Wu
  • Patent number: 9543938
    Abstract: A comparator may include: a first comparison unit suitable for generating a comparison voltage by performing a comparison operation between a pixel signal and a ramp signal; a time point detection unit suitable for detecting specific timing points of the comparison operation in response to the comparison voltage and a reference voltage, and generating a detection signal corresponding to the specific timing points; a period determination unit suitable for determining an additional supply period in response to the detection signal and a period determination control signal; and an additional current supply unit suitable for supplying an additional current to the first comparison unit during the additional supply period.
    Type: Grant
    Filed: June 24, 2015
    Date of Patent: January 10, 2017
    Assignee: SK Hynix Inc.
    Inventors: Hyun-Mook Park, Gun-Hee Yun
  • Patent number: 9391602
    Abstract: Embodiments of a differential driver circuit and a method for controlling a differential driver circuit are described. Embodiments of a differential driver circuit may include a current steering circuit configured to determine a current direction through differential output terminals of the differential driver circuit, two resistors connected between the differential output terminals of the differential driver circuit and first and second semiconductor circuits connected to a point between the two resistors. The first and second semiconductor circuits are of different types. The source terminals of the first and second semiconductor circuits are connected to the point between the two resistors.
    Type: Grant
    Filed: October 5, 2015
    Date of Patent: July 12, 2016
    Assignee: NXP, B.V.
    Inventors: Sunil Chandra Kasanyal, Jitendra Dhasmana
  • Patent number: 9356593
    Abstract: Systems, apparatuses, and methods are provided for analog-to-digital converters (ADCs), such as successive-approximation-register (SAR) ADCs and pipelined ADCs that utilize distributed virtual-ground switching (DVS). DVS circuits and systems receive reference signal inputs that are provided to input signal buffers at the input side of the buffers via reference switches. The input signal buffers and corresponding switches are distributed into scaled replicas that each receive an analog input signal via input signal switches during a first operational phase and are connected to top plates of corresponding distributed capacitors. The bottom plates of the capacitors are sampled to provide analog input signal representations.
    Type: Grant
    Filed: April 30, 2014
    Date of Patent: May 31, 2016
    Assignee: Broadcom Corporation
    Inventors: Hui Pan, Karim Abdelhalim
  • Patent number: 9341664
    Abstract: A fault detecting circuit in a string of LEDs D1-Dc containing comparing operational amplifiers IC1/IC2 connected to a current source is divided into sections, D1-Da, D2-Db, and D3-Dc, wherein the common between the Da cathode and the D2 anode is connected to the noninverting-input of IC1, while the common between the Db cathode and the D3 anode is connected to the noninverting-input of IC2, and to the string D1-Db is connected in parallel to a divider comprising R1/R2, while the string comprising D2-Dc is connected in parallel to a divider comprising R3/R4, and the common of R1/R2 is connected to the inverting-input of IC1 and the common of R3/R4 is connected to the inverting-input of IC2, while the outputs of IC1/IC2 are connected to the bases of corresponding transistors T1/T2, whose emitters are connected to ground and collectors are connected to the voltage source and also to the output terminal.
    Type: Grant
    Filed: December 31, 2013
    Date of Patent: May 17, 2016
    Assignee: VARROC LIGHTING SYSTEMS, S.R.O.
    Inventors: Jaroslav Jezersky, Matej Smrek
  • Patent number: 9281974
    Abstract: An integrated circuit is disclosed. The integrated circuit includes an equalizer circuit that may provide high-frequency signal amplification. The equalizer circuit also has adjustable impedance circuitry, which may receive digital control signals to adjust the effective impedance of the equalizer circuit. Furthermore, a method of operating the equalizer circuit is also disclosed.
    Type: Grant
    Filed: February 4, 2013
    Date of Patent: March 8, 2016
    Assignee: Altera Corporation
    Inventor: Wing Liu
  • Patent number: 9264031
    Abstract: A rail-to-rail input hysteresis comparator includes: an input hysteresis comparator module, a transmission module, an output comparator, a switching signal module and a bias module. Compared to the conventional device, the rail-to-rail input hysteresis comparator of the present invention can turn off an output of the N-type input hysteresis comparator of the input hysteresis comparator module when the common mode input voltage is relatively low and turn off an output of the P-type input hysteresis comparator of the input hysteresis comparator module when the common mode input voltage is relatively high, thereby avoiding operating in a linear mode and hence achieving a stable CMRR.
    Type: Grant
    Filed: December 30, 2014
    Date of Patent: February 16, 2016
    Assignee: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING CORPORATION
    Inventor: Jun Xiao
  • Patent number: 9246715
    Abstract: A pre-emphasis circuitry that includes (1) a pre-emphasis voltage variation compensation (PVVC) engine having a transition detection circuit and (2) a compensation driver coupled to the PVVC engine is described. In one embodiment, the compensation driver reduces data dependent voltage variations in pre-emphasis provided by the pre-emphasis circuitry. In one embodiment, in response to a predetermined data pattern detected by the PVVC engine, the compensation driver provides an additional boost to performance critical capacitive nodes of the pre-emphasis circuitry. The additional boost causes the performance critical capacitive nodes to charge or discharge more rapidly. In one embodiment, the PVVC engine further includes a digital finite impulse response (FIR) filter coupled to the transition detection circuit.
    Type: Grant
    Filed: April 29, 2009
    Date of Patent: January 26, 2016
    Assignee: Altera Corporation
    Inventors: Allen Chan, Wilson Wong, Tim Tri Hoang
  • Patent number: 9225325
    Abstract: Embodiments of comparator circuits are disclosed. A comparator circuit may include a differential input circuit, an output circuit, a positive feedback circuit operably coupled between the differential input circuit and the output circuit, and a hysteresis control circuit operably coupled with the positive feedback circuit. The hysteresis control circuit includes a switching device and a transistor. The comparator circuit provides sub-hysteresis discrimination and high speed discrimination.
    Type: Grant
    Filed: August 28, 2014
    Date of Patent: December 29, 2015
    Assignee: Brookhaven Science Associates, LLC
    Inventor: Gianluigi De Geronimo
  • Patent number: 9154119
    Abstract: A latching comparator includes a switching logic circuit coupled to receive a latching signal, a first signal and a second signal. An output circuit having an input terminal is coupled to the switching logic circuit. The input terminal of the output circuit is coupled to receive both the first and second signals through the switching logic circuit in response to the latching signal being in a first state. The input terminal of the output circuit is coupled to receive only one of the first and second signals through the switching logic circuit in response to a signal representative of an output terminal of the output circuit and in response to the latching signal being in a second state.
    Type: Grant
    Filed: February 17, 2012
    Date of Patent: October 6, 2015
    Assignee: Power Integrations, Inc.
    Inventors: Zhao-Jun Wang, Giao Minh Pham
  • Patent number: 9134352
    Abstract: The invention discloses a current detecting circuit, a temperature compensating device and a display device, and relates to the field of display technology, which resolves the problem of image flicker in the display screen or abnormal display due to changes in the turn-on voltage of the thin film transistors in the display panel caused by changes in the temperature in the prior art. The current detecting circuit includes a voltage source, a first mirror current source for supplying a reference current, a second mirror current source for obtaining a difference between a current output from the first mirror current source and a current output from a unit to be detected and converting the difference into a voltage signal, and an inverter for amplifying the voltage signal and output a detection result. A temperature compensating device including the foregoing current detecting circuit. A display device including the above temperature compensating device.
    Type: Grant
    Filed: November 21, 2013
    Date of Patent: September 15, 2015
    Assignees: BOE Technology Group Co., Ltd., Hefei BOE Optoelectronics Technology Co., Ltd.
    Inventors: Shanshan Huang, Min Wang, Chunyang Nie
  • Patent number: 9135867
    Abstract: This disclosure provides systems, methods and apparatus for improving the reliability of dual actuator light modulators by equalizing voltages provided to the two actuators of the light modulator. A pixel circuit for driving the dual actuator light modulator can include a data loading circuit coupled to an actuation circuit. The data loading circuit is utilized to store data received from a controller for a pixel associated with the light modulator. The actuation circuit is utilized to control a first actuator and a second actuator of the dual actuator light modulator based on the data stored by the data loading circuit. The actuation circuit includes a first stabilization capacitor and a second stabilization capacitor for stabilizing voltages provided to the first and second actuators. The actuation circuit also includes an equalization switch for equalizing voltages provided to the first and second actuators.
    Type: Grant
    Filed: April 1, 2013
    Date of Patent: September 15, 2015
    Assignee: Pixtronix, Inc.
    Inventor: Jianguo Yao
  • Patent number: 9035680
    Abstract: Embodiments of the present invention provide a comparator and an analog-to-digital converter. A sampling module, a pre-amplifying module, and a coupling module in the comparator obtain a third differential voltage signal according to a positive input signal and a negative reference signal, and obtain a fourth differential voltage signal according to a negative input signal and a positive reference signal. A latch that is in the comparator and formed by a first P-type field effect transistor, a second P-type field effect transistor, a third field effect transistor, a fourth field effect transistor, a first switch, and a second switch is directly cross-coupled through gates, and directly collects the third differential voltage signal and the fourth differential voltage signal to the gates, so as to drive the latch to start positive feedback.
    Type: Grant
    Filed: October 8, 2014
    Date of Patent: May 19, 2015
    Assignee: Huawei Technologies Co., Ltd.
    Inventors: Jinda Yang, Liren Zhou, Jun Xiong
  • Patent number: 9007096
    Abstract: An apparatus relating generally to voltage conversion includes an amplifier coupled to receive an input voltage and a reference voltage. First and second converters are coupled to the amplifier to receive a bias voltage. The first converter includes a first transconductor coupled to receive the bias voltage to adjust a first tail current, and a first differential input. A first inverter of the first converter has a first feedback device coupled input-to-output to provide a first transimpedance amplifier load. The first inverter is coupled to the first transconductor. The second converter includes a second transconductor coupled to receive the bias voltage to adjust a second tail current, and a second differential input. A second inverter of the second converter has a second feedback device coupled input-to-output to provide a second transimpedance amplifier load. The second inverter is coupled to the second transconductor.
    Type: Grant
    Filed: July 7, 2014
    Date of Patent: April 14, 2015
    Assignee: Xilinx, Inc.
    Inventors: Declan Carey, Thomas Mallard, Mark Smyth, James Hudner
  • Patent number: 8957706
    Abstract: The present disclosure provides a dynamic comparator with equalization function including a preamplifier, switched latch and dynamic transconductance circuit. The preamplifier amplifies input signals of the dynamic comparator. The dynamic transconductance circuit is inserted between the preamplifier and the switched latch for operating in a reset mode or a comparison mode. When operating in the reset mode, the dynamic transconductance circuit in conjunction with the switched latch performs voltage equalization of output signals of the switched latch, or when operating in the comparison mode, the dynamic transconductance circuit in conjunction with the switched latch receives the output signals generated by the preamplifier and carries out signal transconductance. The switched latch generates output signals as a comparison result of the dynamic comparator based on the transconductance signals generated by the dynamic transconductance circuit.
    Type: Grant
    Filed: December 26, 2012
    Date of Patent: February 17, 2015
    Assignee: Industrial Technology Research Institute
    Inventor: Bo-Wei Chen
  • Patent number: 8947128
    Abstract: Disclosed herein is a device that includes an input receiver circuit activated by a strobe signal to generate an output signal by comparing a potential of an input signal with a reference potential, and a noise canceller cancelling noise superimposed on the reference potential due to a change in the strobe signal.
    Type: Grant
    Filed: September 27, 2012
    Date of Patent: February 3, 2015
    Assignee: PS4 Luxco S.a.r.l.
    Inventors: Chiaki Dono, Seiji Narui, Seiichi Maruno
  • Patent number: 8908778
    Abstract: A rail-to-rail comparator including a first comparison unit connected to a first terminal and configured to compare differential input signals to differential reference voltages; a second comparison unit connected to a second terminal and configured to compare the differential input signals to the differential reference voltages; and an output unit configured to be driven in response to a clock signal and to generate a complementary output signal according to comparison results of the first and second comparison units.
    Type: Grant
    Filed: August 21, 2012
    Date of Patent: December 9, 2014
    Assignee: SK Hynix Inc.
    Inventors: Jin Il Chung, Jun Hyun Chun, Jin Wook Burm, Dae Ho Yun
  • Patent number: 8908807
    Abstract: Methods and apparatus are disclosed for transitioning a receiver from a first state to a second state using an in-band signal over a differential serial data link.
    Type: Grant
    Filed: January 14, 2009
    Date of Patent: December 9, 2014
    Assignee: Intel Corporation
    Inventor: Zale T. Schoenborn
  • Patent number: 8901980
    Abstract: A dynamic hysteresis comparator has a threshold voltage level with dynamic hysteresis for sensing small changes in differential input signals at the input, while controlling a duration that an output voltage state will remain fixed for preventing the output of the comparator from changing state in an unstable fashion or “chattering”. The comparator has a dynamic hysteresis circuit connected to an output of a trigger circuit of the comparator that detects when a decision is made that a first input of the comparator is greater than or lesser than a second input of the comparator causing an output of the comparator to change state. Once the decision causing the change of state of the output is detected, any decisions determining that second input is now lesser than or greater than the first input are prevented from causing the output of the comparator from changing state for a fixed time period.
    Type: Grant
    Filed: February 14, 2014
    Date of Patent: December 2, 2014
    Assignee: Dialog Semiconductor GmbH
    Inventors: Paul Naish, Mark Childs
  • Patent number: 8896289
    Abstract: A circuit includes an input stage, a comparison stage, and a calibration stage. The input stage is configured to receive a first input signal, to generate a first reference signal, and to generate a second reference signal. The comparison stage is configured to generate a first comparison output signal in response to the first reference signal and a third reference signal and to generate a second comparison output signal in response to the second reference signal and a fourth reference signal. The calibration stage is configured to generate a detection signal responsive to the presence of the first comparison output signal and the second comparison output signal having a signal frequency within a predetermined frequency band.
    Type: Grant
    Filed: May 18, 2012
    Date of Patent: November 25, 2014
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventor: Wei Chih Chen
  • Patent number: 8884655
    Abstract: Differential voltage mode signal driver circuitry is presented in which a differential current mode amplifier input stage provides a differential signal, and an output stage includes a pair of bipolar transistors receiving the differential signal and being connected in series with a pair of cross-coupled field effect transistors that are coupled to corresponding current sources, where a negative impedance circuit is connected between the field effect transistors to substantially cancel a parasitic capacitance of a driven output circuit.
    Type: Grant
    Filed: April 11, 2013
    Date of Patent: November 11, 2014
    Assignee: Texas Instruments Incorporated
    Inventors: Tonmoy Shankar Mukherjee, Arlo Jame Aude
  • Patent number: 8878570
    Abstract: An integrated circuit includes a configurable interface. The configurable interface includes an operational amplifier, a programmable gain amplifier, an analog-to-digital converter and a first select circuit. The first select circuit is configured to selectively couple the operational amplifier to the analog-to-digital converter in response to a first control signal. The first select circuit is further configured to selectively couple the programmable gain amplifier to the analog-to-digital converter in response to the first control signal.
    Type: Grant
    Filed: September 30, 2011
    Date of Patent: November 4, 2014
    Assignee: Silicon Laboratories Inc.
    Inventor: Axel Thomsen
  • Patent number: 8866531
    Abstract: Broadband analog radio-frequency devices can be used to create building blocks for scalable analog signal processors that operate over bandwidths of 50 MHz to 20 GHz or more. Example devices include integrators (transconductors), digitally controlled attenuators, buffers, and scalable summers implemented using deep sub-micron CMOS technology. Because the devices are implemented in CMOS, the ratio of trace/component size to signal wavelength is about the same as that of low-frequency devices implemented in printed circuit boards. Combining this scaling with high gain/high bandwidth enables implementation of feedback and programmability for broadband analog signal processing.
    Type: Grant
    Filed: February 11, 2011
    Date of Patent: October 21, 2014
    Assignee: Newlans, Inc.
    Inventors: Dev V. Gupta, Zhiguo Lai
  • Patent number: 8841961
    Abstract: An apparatus includes a processor and a device. The processor generates an output signal and a control signal. The device consumes power while operating in first and second states. The device consumes less power while in the first state than while in the second state. The processor: accounts for a transition time for the device to transition among a powered off state, the first state, and the second state; and generates the control signal based on the transition time. The device: in response to the control signal, transitions to the second state at a speed of periodicity of a periodic signal of the processor; subsequent to the transitioning to the second state, performs a function based on the output signal; and subsequent to performing the function, transitions from the second state to either the first state or the powered off state.
    Type: Grant
    Filed: November 4, 2013
    Date of Patent: September 23, 2014
    Assignee: Marvell World Trade Ltd.
    Inventor: Sasan Cyrusian
  • Patent number: 8836376
    Abstract: A comparator includes: a differential amplifier of which operational state is switched in response to a clock-signal, and which outputs a first intermediate-output corresponding to a first input-signal and a second intermediate-output corresponding to a second input-signal; a differential latch circuit of which operational state is switched in response to the clock-signal, and a state of which is changed depending on the first intermediate-output and the second intermediate-output; a first adjuster configured to adjust a threshold of the differential latch circuit with respect to a change of a state of the first intermediate-output and a change of a state of the second intermediate-output; and a second adjuster configured to adjust a threshold variation of the differential latch circuit with respect to a change of a state of the first intermediate-output and a change of a state of the second intermediate-output.
    Type: Grant
    Filed: August 28, 2013
    Date of Patent: September 16, 2014
    Assignee: Fujitsu Limited
    Inventor: Takumi Danjo
  • Patent number: 8836375
    Abstract: A comparator apparatus includes an amplifier and one or more latched comparators connected to the amplifier that compares input voltage signals to predefined reference voltage signals. The comparator apparatus includes an offset that limits the minimum input differential voltage signal with respect to the predefined voltage signals. A calibration component is electrically connected to the latched comparator and assists in continuously measuring and compensating the offset.
    Type: Grant
    Filed: September 6, 2012
    Date of Patent: September 16, 2014
    Assignee: LSI Corporation
    Inventor: Kalyan Brata Ghatak