Having Current Mirror Amplifier Patents (Class 330/257)
  • Patent number: 7876154
    Abstract: A variable gain amplifier (VGA) with a linear-in-dB gain characteristic is provided. The VGA includes: a control signal converter which converts an input gain control signal VC, which is input so that the VGA obtains a linear-in-dB gain characteristic to the maximum gain, into an output gain control signal Vx=VTln((1/m)exp(?VC/VT)?1) (m is a constant, VT=kT/q); and a variable gain amplifier which receives and converts the output gain control signal VX output from the control signal converter so that the gain has a linear-in-dB characteristic. A shape of a gain curve is externally controlled.
    Type: Grant
    Filed: June 14, 2007
    Date of Patent: January 25, 2011
    Assignee: FCI Inc.
    Inventor: Sung Ho Beck
  • Patent number: 7875914
    Abstract: Disclosed are a switch mode power amplifier and a field effect transistor especially suitable for use in a switch mode power amplifier. The transistor is preferably a compound high electron mobility transistor (HEMT) having a source terminal and a drain terminal with a gate terminal therebetween and positioned on a dielectric material. A field plate extends from the gate terminal over at least two layers of dielectric material towards the drain. The dielectric layers preferably comprise silicon oxide and silicon nitride. A third layer of silicon oxide can be provided with the layer of silicon nitride being positioned between layers of silicon oxide. Etch selectivity is utilized in etching recesses for the gate terminal.
    Type: Grant
    Filed: May 29, 2009
    Date of Patent: January 25, 2011
    Assignee: Cree, Inc.
    Inventor: Scott Sheppard
  • Publication number: 20110007058
    Abstract: A driver circuit of the present invention comprises a differential class AB amplifier circuit which comprises: a first differential amplifier circuit configured to amplify differential input signals and output a first signal in a first voltage range; a second differential amplifier circuit configured to amplify the differential input signals and output a second signal in a second voltage range; and a class AB output circuit configured to input the first and the second signals as differential signals and amplify the differential signals, wherein the class AB output circuit comprises: a phase compensating capacitance section; and a current buffer circuit configured to control a current flowing thorough the phase compensating capacitance section.
    Type: Application
    Filed: June 29, 2010
    Publication date: January 13, 2011
    Inventor: Haruhiko HISANO
  • Patent number: 7868695
    Abstract: A differential amplifier circuit at the input stage is configured with a twin differential type having a first differential amplifier circuit (11) and a second differential amplifier circuit (12), respective outputs of which are received by a first and a second source-grounded amplifier (M5, M10). The second source-grounded amplifier (M10) is connected to a current mirror circuit (M11, M12), which is driven by the drain current of the second source-grounded amplifier (M10). With this configuration, the dynamic range for the upper half portion of an alternating signal output from an output terminal (OUT) is determined by the current supply capability of the first source-grounded amplifier (M5) and the dynamic range for the lower half portion is determined by the current supply capability of the second source-grounded amplifier (M10). This eliminates the need of a constant current circuit of a large current for generating a signal having lower half portion in which the waveform distortion is improved.
    Type: Grant
    Filed: August 2, 2006
    Date of Patent: January 11, 2011
    Assignee: Ricoh Co., Ltd.
    Inventors: Kazuhisa Ishiguro, Yoshiaki Takahashi
  • Publication number: 20100330938
    Abstract: A power detector comprises a pair of transistor amplifier elements having respective control terminals for receiving with opposite polarities a radio/mm-wave frequency signal whose power is to be detected. Respective alternately-conductive parallel amplifier paths are controlled by the control terminals. A low pass filter and current mirror is responsive to the combined currents flowing in the parallel amplifier paths for producing a low pass filtered signal. A detector output stage is responsive to the low pass filtered signal. Each of the pair of amplifier elements includes a respective impedance through which flows current from the respective amplifier path and current from the respective control terminal.
    Type: Application
    Filed: March 13, 2008
    Publication date: December 30, 2010
    Applicant: Freescale Semiconductor, Inc.
    Inventor: Yi Yin
  • Patent number: 7859505
    Abstract: Provided is an output buffer for a source driver of an LCD with a high slew rate, and a method of controlling the output buffer. The output buffer, which outputs a source line driving signal for driving a source line of the LCD, includes: an amplifier section amplifying an analog image signal; an output section outputting the source line driving signal in response to a signal amplified by the amplifier section; and a slew rate controller section, setting a capacitance of a capacitor section to a first capacitance, during a first charge sharing period in which the source line is precharged to a first precharge voltage, setting the capacitance of the capacitor section to a second capacitance smaller than the first capacitance during a second charge sharing period in which the source line driving signal is supplied to the source line, and setting the capacitance of the capacitor section to the first capacitance while the source line driving signal is maintained after the second charge sharing period.
    Type: Grant
    Filed: December 5, 2005
    Date of Patent: December 28, 2010
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Chang-Ho An
  • Patent number: 7859339
    Abstract: A differential amplification circuit is constituted of a differential transistor pair including a pair of n-channel MOS transistors whose sources are connected together, a constant current source circuit which is connected to the sources of the differential transistor pair, a current-mirror load circuit including a pair of p-channel MOS transistors whose gates are connected together, and a bias generation circuit which generates a gate bias voltage and a drain bias voltage applied to the current-mirror load circuit in such a way that the same potential is set to both the drains of the p-channel MOS transistors. Thus, it is possible to reduce the input offset voltage without reducing the margin of operation voltage and without increasing the overall chip size.
    Type: Grant
    Filed: October 9, 2008
    Date of Patent: December 28, 2010
    Assignee: Elpida Memory, Inc.
    Inventor: Akira Ide
  • Patent number: 7855600
    Abstract: An operational amplifier includes a differential amplifier including an active load, a current mirror including a first branch and a second branch, a first switch connected between a first power source and an output node and switched in response to a voltage of a first output terminal of the differential amplifier, a first bias circuit to control an amount of a reference current flowing in the first branch in response to a voltage of a second output terminal of the differential amplifier, a second bias circuit to control a voltage of the second branch in which a mirror current flows, in response to a voltage of the first output terminal, a second switch connected between the output node and a second power source and switched in response to a voltage of the second branch, and a capacitor connected between the output node and the first output terminal.
    Type: Grant
    Filed: May 19, 2009
    Date of Patent: December 21, 2010
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Chang Ho An, Si Wang Sung
  • Patent number: 7852157
    Abstract: A differential amplifier includes a differential amplifier section to generate a current composed of a differential-mode current and a first common-mode current according to a differential-mode component and a common-mode component of an input signal, a common-mode current generator section to generate a common-mode current according to the common-mode component of the input signal, and a current amplifier section to receive the current and the common-mode current, amplify a difference between the current and the common-mode current and output a result.
    Type: Grant
    Filed: February 25, 2009
    Date of Patent: December 14, 2010
    Assignee: NEC Electronics Corporation
    Inventor: Tachio Yuasa
  • Publication number: 20100308913
    Abstract: An operational amplifier includes a first amplifier to which an input signal is applied, and a second amplifier to which an output of the first amplifier is applied, wherein the second amplifier includes a first transistor including a gate to which the output of the first amplifier is applied, and a second transistor including a gate to which the output of the first amplifier is applied, and a drain coupled to a source of the first transistor.
    Type: Application
    Filed: June 8, 2010
    Publication date: December 9, 2010
    Applicant: FUJITSU SEMICONDUCTOR LIMITED
    Inventors: Shogo ITOH, Hisao Suzuki
  • Publication number: 20100295618
    Abstract: A differential amplifier includes a main differential amplifier circuit that receives a pair of input signals and supplies a pair of output signals based on a difference between the input signals; and a bias control differential amplifier circuit that receives the pair of output signals, controls a control terminal of a current-limiting transistor making up the main differential amplifying circuit based on an offset voltage included in the output signals, and reduces the offset voltage.
    Type: Application
    Filed: August 27, 2009
    Publication date: November 25, 2010
    Applicant: Elpida Memory Inc.
    Inventor: Akira Ide
  • Patent number: 7834695
    Abstract: An amplifier comprises: first and second supply terminals intended to receive a DC supply voltage; a first branch coupled between the first and second supply terminals and including a first terminal of application of a differential signal to be amplified; a second branch coupled between the first and second supply terminals and including a second terminal of application of the differential signal to be amplified; a third branch coupled between the first and second supply terminals and including a first amplifier having an input terminal connected to the second branch and having an output terminal configured to be coupled to a load, and a measurement element configured to measure a current in the third branch; and a fourth branch coupled between the first and second supply terminals and including a second amplifier having an input terminal connected to the first branch, and a copying element configured to copy the current measured in the third branch.
    Type: Grant
    Filed: February 11, 2009
    Date of Patent: November 16, 2010
    Assignee: STMicroelectronics SAS
    Inventor: Hélène Esch
  • Patent number: 7834694
    Abstract: A differential current mirror circuit includes: a first branching unit that branches current through a first current input terminal to a first current path and a second current path; a second branching unit that branches current through a second current input terminal to a third current path and a fourth current path; and a current mirror that copies current. The current copied by the current mirror is a combination of the current flowing through the second current path and the fourth current path and removal of the in-phase component from current through the first current path enables only the differential component flowing through the first current path to flow to a first current output terminal. Similarly, the in-phase component from current through the third current path is removed, enabling only the differential component flowing through the third current path to flow to a second current output terminal.
    Type: Grant
    Filed: August 15, 2008
    Date of Patent: November 16, 2010
    Assignee: Fujitsu Limited
    Inventor: Masahiro Kudo
  • Publication number: 20100277239
    Abstract: One embodiment of the invention includes a current-mirror system. The system includes a current-mirror circuit configured to conduct an input current through a first current path that includes a first degeneration resistance device and to generate an output current that flows through a second current path that includes a second degeneration resistance device. The output current can be substantially proportional to the input current. The system also includes a degeneration control circuit configured to maintain a substantially constant degeneration voltage across each of the first and second degeneration resistance devices.
    Type: Application
    Filed: April 29, 2009
    Publication date: November 4, 2010
    Inventors: RAJASHI MUKHOPADHYAY, REZA SHARIFI
  • Patent number: 7825727
    Abstract: An input stage of a differential amplifier includes a differential pair formed by an N-channel MOS transistor MN1 having a gate connected to an INM and an N-channel MOS transistor MN2 having a gate connected to an INP, both having sources connected to each other, a constant current source connected to the sources of the MN1 and MN2, and a variable current source connected to the sources of the MN1 and MN2. A subsequent-stage processing circuit having an intermediate stage and an output stage includes a phase compensation capacitor and outputs an output responsive to a change in the differential inputs by charging and discharging the phase compensation capacitor through the constant current source. The variable current source turns ON when the change reaches a level causing a parasitic capacitor at the sources of the differential pair to be discharged, and supplies a current for discharging the parasitic capacitor.
    Type: Grant
    Filed: July 8, 2009
    Date of Patent: November 2, 2010
    Assignee: NEC Electronics Corporation
    Inventor: Atsushi Shimatani
  • Patent number: 7825730
    Abstract: A bias circuit for the wireless transceiver is disclosed, which can be used for modulating the gain of the amplifier. The bias circuit comprises a first stage bias unit for receiving a constant current, a control voltage, and a first reference voltage and outputting a first outputting current, wherein the control voltage is used for controlling the value of the first outputting current, and further, the first outputting current can be increased or decreased by representing as an analog form, thus, the gain of the amplifier can be modulated according to the first outputting current, and the modulation of the gain can be represented as an analog form, such that the transient response occurred while the gain is modulated can be reduced.
    Type: Grant
    Filed: July 3, 2008
    Date of Patent: November 2, 2010
    Assignee: Airoha Technology Corp.
    Inventors: John-San Yang, Shu-Fen Wei
  • Publication number: 20100264986
    Abstract: The present invention comprises class AB amplifier systems exhibiting low quiescent power, low-voltage operation, high gain, high bandwidth, low noise and low offset, and requiring a small die area. The amplifier systems use a differential first stage and a second stage of two pair of nested current mirrors interconnected in a particular way. Using a low quiescent current, the present invention reduces power consumption almost to a theoretical minimum. Also the circuit will operate at an input of only 1.8V with a threshold voltage of 1V. Various embodiments are disclosed.
    Type: Application
    Filed: April 21, 2009
    Publication date: October 21, 2010
    Applicant: NUMBER 14 B.V.
    Inventors: Rudy G. H. Eschauzier, Nico van Rijn
  • Publication number: 20100264987
    Abstract: An amplifier with bias stabilizer includes first to forth transistors, an amplifier unit and a resistor. The first transistor and the second transistor are connected in series between first and second power supplies and generate a first current. The third transistor is connected in a current mirror configuration to the second transistor and generates a second current corresponding to the first current. The amplifier unit generates an output signal based on an input signal and includes a fourth transistor, the fourth transistor generating a control voltage according to the second current so as to control the first transistor. The resistor is connected in series to at least one of the first to fourth transistors.
    Type: Application
    Filed: April 20, 2010
    Publication date: October 21, 2010
    Inventor: Tachio YUASA
  • Publication number: 20100253433
    Abstract: The amplifier circuit (1) includes a differential pair of PMOS transistors at input (P3, P4), whose source receives a current from a current source (3). The gate of the first transistor (P3) of the pair defines a non-inverting input (XOUT) and the gate of the second transistor (P4) of the pair defines an inverting input (XIN). A drain of the first transistor (P3) of the differential pair is connected to a diode connected NMOS transistor (N2) of a first current mirror (N1, N2), and a drain of the second transistor (P4) of the differential pair is connected to a diode connected NMOS transistor (N3) of a second current mirror (N3, N4).
    Type: Application
    Filed: April 6, 2010
    Publication date: October 7, 2010
    Applicant: The Swatch Group Research and Development LTD
    Inventor: Carlos Velasquez
  • Publication number: 20100253432
    Abstract: An amplifier (A1) within a signal processor comprises a pair of complementary differential pairs (DP1, DP2) in the sense that one differential pair comprises transistors having a polarity opposite to that of transistors in the other differential pair. The one and the other differential pair commonly receive a differential input signal, which has a common mode component. A current combining circuit (CC) combines output currents of the one and the other differential pair so as to obtain an output current that varies as a function of the differential input signal. The one and the other differential pair each have a biasing circuit (R1, R2), which provides a tail current that varies with the common mode component in a substantially linear fashion.
    Type: Application
    Filed: November 7, 2008
    Publication date: October 7, 2010
    Applicant: NXP B.V.
    Inventor: Paulus P. F. M. Bruin
  • Patent number: 7808321
    Abstract: An amplifier circuit includes first and second transistor circuits, a current supply unit, and a current sink unit. The first transistor circuit is operatively responsive to a first input signal, and the second transistor circuit is operatively responsive to a second input signal. The current supply unit includes at least two symmetrically configured current mirrors connected to a source voltage, and provides a first current to the first transistor circuit and a second current to the second transistor circuit, where a magnitude of the first and second currents is the same. The current sink unit is responsive to an enable signal to sink the first and second currents supplied to the first and second transistor circuits to a ground voltage.
    Type: Grant
    Filed: November 5, 2008
    Date of Patent: October 5, 2010
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Ji-ho Cho
  • Patent number: 7804286
    Abstract: An amplifier/comparator includes a multitude of output stages all sharing the same input stage. One or more of the output stages are amplification stages and have compensated output signals. A number of other output stages are not compensated and provide comparison signals. Each uncompensated output stage is adapted to switch to a first state if it detects a first input signal as being greater than a second signal, and further to switch to a second state if it detects the first input signal as being smaller than the second signal. By varying the channel-width (W) to channel-length (L) ratio (W/L) of the transistors disposed in the output stages, the trip points of the comparators and/or the electrical characteristics of the amplifiers are selectively varied.
    Type: Grant
    Filed: September 5, 2007
    Date of Patent: September 28, 2010
    Assignee: Linear Technology Corporation
    Inventor: Damon Lee
  • Publication number: 20100231301
    Abstract: An amplifier circuit, comprising a differential input stage (M1, M2), two cross-coupled current mirrors (M3, M4; M5, M6) coupled to respective outputs of the differential input stage (M1, M2), and a minimum selector circuit (M11, M12, M13, M14) coupled to outputs of the current mirrors.
    Type: Application
    Filed: January 17, 2007
    Publication date: September 16, 2010
    Applicant: NXP B.V.
    Inventor: Paul Bruin
  • Patent number: 7795976
    Abstract: An error amplifier can be used to control a power regulator transistor. The error amplifier has a main amplifier, a pull-up auxiliary amplifier, and a pull-down auxiliary amplifier that all drive an output. A compensating capacitor on the output sets a single dominant pole for all amplifiers, increasing stability. High slew rates are provided by increased slew current from the auxiliary amplifiers that turn on when the differential input has an absolute voltage difference larger than an intentional offset. The intentional offset is introduced into the auxiliary amplifiers by adjusting a p-channel to n-channel transistor ratio in a leg of the auxiliary amplifiers. A source degenerated resistor in the main amplifier reduces supply headroom and increases linearity by connecting sources of two differential transistors that receive the differential input. Cascode transistors increase gain and output impedance. Reliability is increased as no positive feedback is used in the amplifiers.
    Type: Grant
    Filed: December 30, 2008
    Date of Patent: September 14, 2010
    Assignee: Hong Kong Applied Science and Technology Research Institute Co., Ltd.
    Inventors: Yat To William Wong, Chik Wai David Ng, Ho Ming Karen Wan, Kam Chuen Wan, Kwok Kuen David Kwong
  • Patent number: 7791414
    Abstract: An embodiment of the present invention is directed to a current feedback amplifier. The amplifier is coupleable with a first supply rail and a second supply rail. The current feedback amplifier includes an input stage configurable to provide a first input and a second input for the current feedback amplifier, wherein the first and second inputs are operable to receive input voltages within 800 mV of the first supply rail or the second supply rail. The amplifier further includes a first current mirror coupled with the input stage, a second current mirror coupled with the input stage, and an output stage coupled with the first and second current mirrors. The output stage is operable to provide an output for the current feedback amplifier.
    Type: Grant
    Filed: May 25, 2007
    Date of Patent: September 7, 2010
    Assignee: National Semiconductor Corporation
    Inventor: Gertjan van Sprakelaar
  • Patent number: 7786803
    Abstract: Apparatus and methods provide an operational transconductance amplifier (OTA) with one or more self-biased cascode current mirrors. Applicable topologies include a current-mirror OTA and a folded-cascode OTA. In one embodiment, the self-biasing cascode current mirror is an optional aspect of the folded-cascode OTA. The self-biasing can advantageous reduce the number of biasing circuits used, which can save chip area and cost. One embodiment includes an input differential pair of a current-mirror OTA.
    Type: Grant
    Filed: May 11, 2009
    Date of Patent: August 31, 2010
    Assignee: Micron Technology, Inc.
    Inventors: Trygve Willassen, Tore Martinussen
  • Patent number: 7772537
    Abstract: A pixel circuit that partially incorporates an associated column amplifier into the pixel circuitry. By incorporating part of a mirrored amplifier into the pixel, noise from the pixel is reduced.
    Type: Grant
    Filed: April 30, 2009
    Date of Patent: August 10, 2010
    Assignee: Micron Technology, Inc.
    Inventor: Christian Boemler
  • Publication number: 20100182301
    Abstract: An operational amplifier according to an exemplary aspect of the invention includes: a differential stage including a first differential transistor and a second differential transistor that serve as paired transistors; polarity switching units; and an offset adding unit that is connected to one or both of the paired transistors to change a size balance between the first differential transistor and the second differential transistor. The offset adding unit includes a first additional transistor that is connected in parallel with one or both of the paired transistors and receives the same input as one or both of the paired transistors connected, and a second additional transistor connected in series with the first additional transistor, turning on/off of the second additional transistor being controlled by a test signal. The operational amplifier according to an exemplary aspect of the invention enables determination of an offset cancel operation with higher accuracy.
    Type: Application
    Filed: January 6, 2010
    Publication date: July 22, 2010
    Applicant: NEC ELECTRONICS CORPORATION
    Inventor: Tsukasa Yasuda
  • Publication number: 20100176884
    Abstract: The invention relates to a transconductance amplifier, intended to supply current variations di when it receives voltage variations dv, with a desired conversion coefficient Gm called transconductance: Gm=di/dv. The amplifier comprises a PMOS transistor (MP1) and an NMOS transistor (MP2) connected by their drains, their gates both being connected to the voltage input receiving dv; the source of the first transistor is connected to a constant current source (IB1) and to a resistor (R) and to the drain of a third MOS transistor (MN3) of the same type as the first; the sources of the second (MN2) and third (MN3) transistors are commoned, the gate of the third transistor being connected to the drains of the first and second; the output is connected to a circuit (MN4) which mirrors the current of the third transistor. The resulting amplifier has good linearity and can be used in a sample and hold device used to sample charges.
    Type: Application
    Filed: January 15, 2008
    Publication date: July 15, 2010
    Applicant: Commissariat A L'Energie Atomique
    Inventor: James Wei
  • Patent number: 7755427
    Abstract: An operational amplifier capable of enhancing slew rate is disclosed. The operational amplifier includes a first current generator for generating a first bias current, a second current generator for generating a second bias current, an amplification stage, coupled to the first current generator, for generating a amplification signal according to an input signal, an output stage, coupled to the second current generator and the amplification stage, for generating an output signal according to the amplification signal, and a bias current allocation unit, coupled to the first current generator, the second current generator, the amplification stage and the output stage, for reallocating current intensities of the first bias current and the second bias current according to a control signal.
    Type: Grant
    Filed: November 10, 2008
    Date of Patent: July 13, 2010
    Assignee: NOVATEK Microelectronics Corp.
    Inventor: Ji-Ting Chen
  • Patent number: 7750736
    Abstract: An integrated circuit system comprising: forming a differential amplifier including: forming a first transistor, coupling a second transistor to the first transistor in a high gain configuration, and coupling a third transistor, having a low gain configuration, in parallel with the second transistor; and adjusting a gain of the differential amplifier by adjusting a ratio of the size of the second transistor to the size of the first transistor.
    Type: Grant
    Filed: April 25, 2008
    Date of Patent: July 6, 2010
    Assignee: Micrel, Inc.
    Inventor: Philip W. Yee
  • Publication number: 20100164626
    Abstract: A boost operational amplifier. A boot operational amplifier may include a differential amplifying unit amplifying and/or outputting an inputted differential voltage, a first mirroring unit mirroring a current flowing through a first output terminal of a differential amplifying unit, which may output a mirrored first mirror current, a second mirroring unit mirroring a current flowing through a second output terminal of a differential amplifying unit, which may output a mirrored second mirror current, a pull-up transistor connected between a first power source and an output node, which may switch based on a first and/or a second mirror current, and/or a pull-down transistor connected between a second power source and an output node, which may switch based on a first and/or a second mirror current.
    Type: Application
    Filed: December 17, 2009
    Publication date: July 1, 2010
    Inventor: Won-Hyo Lee
  • Patent number: 7746590
    Abstract: A current mirror circuit providing a fast turn on time. A node within the circuit is held at a first voltage when the current mirror is off to permit the node voltage to quickly reach a necessary value when the current mirror circuit is turned on.
    Type: Grant
    Filed: May 27, 2005
    Date of Patent: June 29, 2010
    Assignee: Agere Systems Inc.
    Inventor: Jonathan H. Fischer
  • Patent number: 7746311
    Abstract: To provide thin-film transistor circuits used for a driving circuit that realizes a semiconductor display capable of producing an image with high resolution and high precision without image unevenness. TFTs with small channel widths are used to form an analog buffer which comprises a differential amplifier circuit and a current mirror circuit and which is used in a driving circuit of an active matrix semiconductor display. A plurality of such analog buffer circuits are connected in parallel to secure an analog buffer that has a sufficient current capacity.
    Type: Grant
    Filed: April 28, 2006
    Date of Patent: June 29, 2010
    Assignee: Semiconductor Energy Laboratory Co., Ltd.
    Inventors: Shunpei Yamazaki, Jun Koyama
  • Publication number: 20100159853
    Abstract: The disclosure relates to an electronic differential amplification device integrated on a semiconductor chip. The device may include first and second transistors having respective source terminals connected to a first potential, and drain terminals to receive a first differential current signal. The device may include third and fourth transistors having respective source terminals connected to the first potential, and drain terminals to provide a second differential current signal to a load obtained by amplifying the first signal. The third and fourth transistors may have a respective gate terminal connected to the drain terminal of the first and the second transistors, respectively, in order to form current mirrors with the latter.
    Type: Application
    Filed: December 21, 2009
    Publication date: June 24, 2010
    Applicant: STMicroelectronics S.r.I
    Inventors: Ranieri Guerra, Giuseppe Palmisano
  • Patent number: 7741911
    Abstract: An operational amplifier includes a first stage and a second stage, the first stage for receiving two input signals and the second stage being coupled to the first stage, wherein the second stage includes a first part with a first output of the operational amplifier, and a second part with a second output of the operational amplifier. A method includes providing a first current to the first part of the second stage, and providing a second current to the second part of the second stage. The method further includes adjusting the first current based on a current consumption of the first part of the second stage, and adjusting the second current based on a current consumption of the second part of the second stage, wherein the sum of the first current and the second current is substantially constant.
    Type: Grant
    Filed: July 10, 2008
    Date of Patent: June 22, 2010
    Assignee: Industrial Technology Research Institute
    Inventors: Shiau-Wen Kao, Ming-Ching Kuo, Chih-Hung Chen
  • Publication number: 20100148871
    Abstract: Systems and methods for providing an adaptive bias circuit that may include a differential amplifier, low-pass filter, and common source amplifier or common emitter amplifier. The adaptive bias circuit may generate an adaptive bias output signal depending on input signal power level. As the input power level goes up, the adaptive bias circuit may increase the bias voltage or bias current of the adaptive bias output signal. A power amplifier (e.g., a differential amplifier) may be biased according to the adaptive bias output signal in order to reduce current consumption at low power operation levels.
    Type: Application
    Filed: November 17, 2009
    Publication date: June 17, 2010
    Applicant: SAMSUNG ELECTRO-MECHANICS COMPANY
    Inventors: Dong Ho Lee, Kyu Hwan An, Jeonghu Han, Chang-Ho Lee, Joy Laskar
  • Publication number: 20100148870
    Abstract: A current minor for generating a substantially identical current flow in two parallel current paths, each current path comprising a switching device and each switching device comprising first and second active terminals and a control terminal for controlling current flow between the first and second active terminals, the current minor comprising a first switching device arranged such that its first active terminal is arranged to receive a first voltage, its second active terminal is arranged to receive a variable voltage that varies independently of the first voltage and its control terminal is arranged to receive a control voltage, a second switching device connected such that its first active terminal is arranged to receive the first voltage and its control terminal is arranged to receive the control voltage and a voltage control device connected to the second switching device such that an input of the voltage control device is connected to the second active terminal of the second switching device, the volt
    Type: Application
    Filed: November 6, 2007
    Publication date: June 17, 2010
    Applicant: CAMBRIDGE SILICON RADIO LIMITED
    Inventor: Jens Bertolt Zolnhofer
  • Patent number: 7729678
    Abstract: Controllable operational transconductance power amplifier (controllable power OTA) including an input stage receiving a differential input signal (Ovin) and deriving therefrom first (i1) and second (i2) low power current signals being coupled to first (ccs1) and second (ccs2) current controlled output current sources being arranged in class B push pull configuration. To obtain an effective gain control while securing power efficiency and linearity, the overall gain of the power OTA is controlled by varying the gain or transconductance of the input stage (c15) and by the use of means for bi-directionally rectifying said first (i1) and second (io) low power current signals and providing in mutual alternation power amplification of said first (i1) and second (i2) low power current signals into first (I01) and second (Io2) mutually exclusive high power current output signals, which are supplied through a current summer to a current output (I0) of said linear power amplifier.
    Type: Grant
    Filed: July 19, 2005
    Date of Patent: June 1, 2010
    Assignee: Semiconductor Ideas to Market (ITOM) BV
    Inventor: Wolfdietrich Georg Kasperkovitz
  • Publication number: 20100097141
    Abstract: A current mirror circuit provided in an emitter follower configuration achieves linear output currents over a range of input currents by operating in response to a bias current that is a replica of the input current. The current mirror may include a pair of transistors and a pair of resistors, in which: a first resistor and a base of a first transistor are coupled to a first input terminal for a first input current, an emitter of the first transistor and a base of the second transistor are coupled to a second input terminal for a second input current, the first and second input currents being replicas of each other, an emitter of the second transistor being coupled to the second resistor, a collector of the second transistor being coupled to an output terminal of the current mirror, and a collector of the first transistor and the two resistors are coupled to a common node.
    Type: Application
    Filed: October 21, 2008
    Publication date: April 22, 2010
    Inventor: Sandro HERRERA
  • Patent number: 7696824
    Abstract: A differential audio amplification apparatus with common mode rejection is shown, having a first input current path (401) and a second input current path (402) with a shunting input resistance (400) therebetween. The apparatus also has a first output current path (403) and a second output current path (404) with a shunting output resistance (405) therebetween. Differential amplifiers (412, 413) are provided with feedback connecting the input paths with the output paths and providing an output signal. The output shunting resistance (405) is controlled to provide gain control while maintaining common mode rejection.
    Type: Grant
    Filed: November 26, 2008
    Date of Patent: April 13, 2010
    Assignee: Red Lion 49 Limited
    Inventor: David Joseph Mate
  • Patent number: 7694243
    Abstract: A system for protecting a weak device operating in micro-electronic circuit and a design structure including the system embodied in a machine readable medium are disclosed. The system includes a high voltage power supply from high voltage overstressing prevents the weak device from failing during power-up, power-down, and when a low voltage power supply in a multiple power supply system is absent. The system further includes a low voltage power supply detection circuit configured to detect circuit power-up, circuit power-down, and when the low voltage power supply is absent, and generate a control signal upon detection. The system further includes a controlled current mirror device configured to provide a trickle current to maintain a conduction channel in the weak device in response to the control signal received from the low voltage power supply detection circuit during circuit power-up, circuit power-down, and when the low voltage power supply is absent.
    Type: Grant
    Filed: December 27, 2007
    Date of Patent: April 6, 2010
    Assignee: International Business Machines Corporation
    Inventors: Hibourahima Camara, Louis C. Hsu, James D. Rockrohr, Karl D. Selander, Huihao Xu, Steven J. Zier
  • Patent number: 7688140
    Abstract: Disclosed is a differential amplifier circuit that comprises: a first differential pair of a first conductivity type having an input pair connected to respective input terminals and an output pair connected to a load-element pair; a second differential pair of a second conductivity type having an input pair connected to the respective input terminals and an output pair connected to a load-element pair; a first output transistor connected between a first power supply and an output terminal and having a control terminal connected to a first output of the first differential pair; and a second output transistor connected between a second power supply and the output terminal and having a control terminal connected to a first output of the second differential pair.
    Type: Grant
    Filed: September 28, 2007
    Date of Patent: March 30, 2010
    Assignee: NEC Electronics Corporation
    Inventor: Tachio Yuasa
  • Patent number: 7683716
    Abstract: A method, apparatus and system of constant output common mode voltage of a pre-amplifier circuit are disclosed. In one embodiment, a system includes a first circuit, a comparator circuit coupled with an output of the first circuit, a pre-amplifier circuit of the comparator circuit, a tracking circuit coupled with a common output location of the pre-amplifier circuit to provide (e.g., source/sink) an additional current to the common output location of the pre-amplifier circuit using an alternate current path in the tracking circuit when an input common mode of the pre-amplifier circuit is beyond a saturation range, and a second circuit of the comparator circuit coupled with the pre-amplifier circuit. A scaled version of a pair of input transistors of a pre-amplifier circuit of the tracking circuit may be created using a scaling factor (‘N’).
    Type: Grant
    Filed: July 16, 2008
    Date of Patent: March 23, 2010
    Assignee: Texas Instruments Incorporated
    Inventors: Ravi Jitendra Mehta, Sumantra Seth, Sujoy Chinmoy Chakravarty
  • Publication number: 20100045380
    Abstract: An LDO regulator (10) produces an output voltage (Vout) by applying the output voltage to a feedback input (6) of a differential input stage (10A) and applying an output (3) of the differential input stage to a gate of a first follower transistor (MP4) having a source coupled to an input (8) of a class AB output stage (10C) which generates the output voltage. Demanded load current is supplied by the output voltage during a dip in its value to a gate of a second follower transistor (MP5) having a gate coupled to the output of the input stage to decrease current in a current mirror (MN5,6) having an output coupled to a current source (I1) and a gate of an amplifying transistor (MN7). This causes the current source to rapidly turn on the amplifying transistor to cause it to rapidly turn on a cascode transistor (MN3), causing it to turn on a pass transistor (MP3) of the output stage.
    Type: Application
    Filed: November 2, 2009
    Publication date: February 25, 2010
    Applicant: Texas Insturments Incorporated
    Inventors: Vadim V. Ivanov, Keith E. Kunz
  • Publication number: 20100039179
    Abstract: A folded cascode operational amplifier having an improved phase margin due to pole-zero cancellation by using a plurality of cascode-connected bias circuits and frequency compensation capacitors.
    Type: Application
    Filed: August 14, 2009
    Publication date: February 18, 2010
    Inventor: Kyu Young Chung
  • Patent number: 7663410
    Abstract: A current-mode differential transmitter, receiving a single-end input voltage signal and accordingly generating a differential output current signal, is provided. The transmitter includes a first switch, a second switch and a current mirror. The first switch is coupled in a first current path and controlled by the single-end input voltage signal. The second switch is coupled in a second current path and controlled by an inverted signal of the single-end input voltage signal. The current mirror mirrors a reference current to the first current path when the first switch is turned on, and mirrors the reference current to the second current path when the second switch is turned on. The differential output current signal is derived from the currents on the first and second current paths.
    Type: Grant
    Filed: October 4, 2007
    Date of Patent: February 16, 2010
    Assignee: Himax Technologies Limited
    Inventors: Chih-Haur Huang, Yuan-Kai Chu
  • Patent number: 7663439
    Abstract: The operational amplifier adapting to a source driver is provided herein. The operational amplifier includes the input module, the first and the second current mirror module, the switch control module and output stage module, wherein the input module includes the first and the second differential pairs. The first current mirror module provides the first bias current to the first differential pairs and outputs the first mirrored current. The second current mirror module receives the second bias currents and the second mirrored current from the second differential pairs. The first and the second mirrored currents are respectively generated by mirroring the first and the second bias currents. The switch control module adjusts the first and the second bias currents for controlling the operation of the output stage module. The output stage module generates an output voltage terminal to a panel load according to the first and the second mirrored currents.
    Type: Grant
    Filed: May 8, 2008
    Date of Patent: February 16, 2010
    Assignee: Himax Technologies Limited
    Inventor: Yaw-Guang Chang
  • Publication number: 20100033464
    Abstract: In a class AB amplifier circuit, an input stage circuit includes a first differential pair configured to receive a differential signal and a first current mirror circuit connected with the first differential pair through a first node. A middle stage circuit includes a floating constant current source connected with the first node, a first transistor whose gate is applied with a bias voltage, and a first constant current source connected with the first node through the first transistor. A last stage circuit includes a first output stage transistor whose gate is connected with the first node and which controls a voltage of an output terminal. A first phase compensation capacitance has one end connected with a first connection node between the first constant current source and the first transistor and the other end connected with the output terminal.
    Type: Application
    Filed: August 3, 2009
    Publication date: February 11, 2010
    Applicant: NEC Electronics Corporation
    Inventor: Atsushi Shimatani
  • Patent number: 7649417
    Abstract: An input bias cancellation stage for an audio operational amplifier is provided. The input bias cancellation stage includes an input differential pair, a current mirror, and a bias duplicator transistor that substantially duplicates the input bias current. The bias duplicator transistor receives substantially the same emitter current as the transistors in the input differential pair, and has substantially the same Vce as the transistors in the input differential pair. The current mirror mirrors the duplicated bias current and subtracts it from the bases of the transistors in the input differential pair so that the input bias current is substantially cancelled.
    Type: Grant
    Filed: May 23, 2007
    Date of Patent: January 19, 2010
    Assignee: National Semiconductor Corporation
    Inventor: Matsuro Koterasawa