Disturbance Control Patents (Class 365/185.02)
-
Patent number: 9589658Abstract: Approaches for a memory including a cell array are provided. The memory includes a first device of the cell array which is connected to a bitline and a node and controlled by a word line, and a second device of the cell array which comprises a third device which is connected to a source line and the node and controlled by the word line and a fourth device which is connected between the word line and the node. In the memory, in response to another word line in the cell array being activated and the word line not being activated to keep the first device in an unprogrammed state, the third device isolates and floats the node such that a voltage level of a gate to source of the first device is clamped down by the fourth device to a voltage level around zero volts.Type: GrantFiled: August 18, 2015Date of Patent: March 7, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Navin Agarwal, Aditya S. Auyisetty, Balaji Jayaraman, Thejas Kempanna, Toshiaki Kirihata, Ramesh Raghavan, Krishnan S. Rengarajan, Rajesh R. Tummuru, Jay M. Shah, Janakiraman Viraraghavan
-
Patent number: 9589659Abstract: Methods of operating a memory include storing a first target data state of multiple possible data states of a first memory cell to be programmed in a target data latch coupled to a data node, storing at least one bit of a second target data state of the multiple possible data states of a second memory cell to be programmed in an aggressor data latch coupled to the data node, and programming the first memory cell and performing a program verify operation for the first target data state to determine if the first memory cell is verified for the first target data state.Type: GrantFiled: May 25, 2016Date of Patent: March 7, 2017Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Andrea D'Alessandro, Violante Moschiano, Mattia Cichocki, Michele Incarnati, Federica Paolini
-
Patent number: 9589655Abstract: Systems and methods for low latency acquisition of soft data from a memory cell based on a sensing time and/or a leakage current are described. In one embodiment, the systems and methods may include applying a first read voltage to a word line of a page of memory cells selected by a processor of a flash memory device for a read operation, applying a pass voltage to word lines associated with one or more different pages of memory cells of the memory block, upon applying the first read voltage sensing whether a bit line of a memory cell in the selected page conducts, measuring a side effect associated with sensing whether the bit line of the memory cell in the selected page conducts, and assigning a LLR value to the memory cell as a soft LDPC input based at least in part on the measured side effect.Type: GrantFiled: October 2, 2015Date of Patent: March 7, 2017Assignee: Seagate Technology LLCInventors: Young Pil Kim, Antoine Khoueir, Namoh Hwang
-
Patent number: 9583183Abstract: A data storage device includes a resistive random access memory (ReRAM). The data storage device includes read circuitry coupled to a storage element of the ReRAM. The read circuitry is configured to read a data value from the storage element, during a read operation, based on a read current sensed during a first phase of the reading operation and a leakage current sensed during a second phase of the reading operation. The data storage device also includes a controller coupled to the read circuitry. The controller is configured to provide an input value to an error correction coding (ECC) decoder, where the input value includes a hard bit value and a soft bit value. The hard bit value corresponds to the data value, and the soft bit value is at least partially based on the leakage current.Type: GrantFiled: September 26, 2014Date of Patent: February 28, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Omer Fainzilber, Eran Sharon, Idan Alrod, Ariel Navon, Tz-Yi Liu, Tianhong Yan
-
Patent number: 9583203Abstract: A semiconductor memory device includes a memory cell suitable for having a predetermined cell state based on a data stored therein, a control signal generation unit suitable for generating a control signal for changing the cell state of the memory cell during a reading operation, an information storage unit suitable for storing a variation status information of the control signal to which a moment when the cell state of the memory cell changes is reflected, and an output unit suitable for outputting the variation status information of the control signal stored in the information storage unit as a signal corresponding to the data stored in the memory cell.Type: GrantFiled: August 10, 2015Date of Patent: February 28, 2017Assignees: SK Hynix Inc., Industry-University Cooperation Foundation Hanyang UniversityInventors: Sung-Wook Choi, Jung-Hoon Ham, Young-Il Kim, Sang-Sun Lee
-
Patent number: 9584162Abstract: Various embodiments for data error recovery in a tape storage system, by a processor device, are provided. In one embodiment, a method comprises, in a tape storage system using an iterative hardware decoder and an iterative microcode decoder, modifying erasure control configuration settings upon rereading a buffered dataset having passed through at least one microcode-initiated iterative decode cycle.Type: GrantFiled: January 5, 2016Date of Patent: February 28, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Steven R. Bentley, Pamela R. Nylander-Hill
-
Patent number: 9576683Abstract: Systems and method relating generally to solid state memory, and more particularly to systems and methods for reducing errors in a solid state memory.Type: GrantFiled: February 11, 2014Date of Patent: February 21, 2017Assignee: Seagate Technology LLCInventors: Yunxiang Wu, Yu Cai, Erich F. Haratsch
-
Patent number: 9570166Abstract: A memory devices and methods can use multiple sense operations to detect a state of memory elements in a marginal state. In some embodiments, an evaluation circuit can generates an output value for a memory element in response multiple sense results for the same memory element.Type: GrantFiled: December 16, 2014Date of Patent: February 14, 2017Assignee: Adesto Technologies CorporationInventors: Nad Edward Gilbert, Ishai Naveh, Narbeh Derhacobian
-
Patent number: 9558794Abstract: A semiconductor memory device includes a memory cell array including a plurality of pages; a peripheral circuit suitable for performing a program operation and a read operation on the memory cell array; and a control logic suitable for controlling the peripheral circuit to apply first and second pass voltages respectively to first and second word lines adjacent to a selected word line during a program verify operation or the read operation.Type: GrantFiled: October 20, 2015Date of Patent: January 31, 2017Assignee: SK Hynix Inc.Inventors: Won Hee Lee, Ho Seok Lee
-
Patent number: 9558107Abstract: In at least one embodiment, a controller of a non-volatile memory array determines, for each of a plurality of regions of physical memory in the memory array, an associated health grade among a plurality of health grades and records the associated health grade. The controller also establishes a mapping between access heat and the plurality of health grades. In response to a write request specifying an address, the controller selects a region of physical memory to service the write request from a pool of available regions of physical memory based on an access heat of the address and the mapping and writes data specified by the write request to the selected region of physical memory.Type: GrantFiled: December 24, 2013Date of Patent: January 31, 2017Assignee: International Business Machines CorporationInventors: Charles J. Camp, Ioannis Koltsidas, Nikolaos Papandreou, Thomas Parnell, Roman A. Pletka, Charalampos Pozidis, Gary A. Tressler, Andrew D. Walls
-
Patent number: 9552300Abstract: A cache system for a storage device includes a solid state drive (SSD), a random access memory (RAM), and a cache control device. The cache control device is configured to: retrieve data from the storage device in response to a request to read data from the storage device, store at least some of the data in one or both of (i) the SSD and (ii) the RAM, when storing the at least some of the data to the RAM, write to the RAM non-sequentially with respect to a memory space of the RAM, and when storing the at least some of the data in the SSD, write to the SSD sequentially with respect to a memory space of the SSD. The cache control device comprises an SSD interface device configured to allocate memory for storing data in the SSD sequentially with respect to the memory space of the SSD.Type: GrantFiled: June 8, 2015Date of Patent: January 24, 2017Assignee: Marvell World Trade Ltd.Inventors: Shailesh Shiwalkar, Hy Dinh Vu, Jagadish K. Mukku, Sandeep Karmarkar, Anil Goyal
-
Patent number: 9552257Abstract: Methods for memory cell coupling compensation and apparatuses configured to perform the same are described. One or more methods for memory cell coupling compensation includes determining a state of a memory cell using a voltage that is changed in accordance with a first memory cell coupling compensation voltage, performing an error check on the state of the memory cell, and determining the state of the memory cell using a voltage that is changed in accordance with a second memory cell coupling compensation voltage in response to the error check failing.Type: GrantFiled: March 3, 2016Date of Patent: January 24, 2017Assignee: Micron Technology, Inc.Inventors: Zhenlei Shen, William H. Radke, Peter Feeley
-
Patent number: 9547588Abstract: Flash memory is subject to a wear out failure mechanism which may depend on the number of times each cell of the memory is programmed and erased. The higher the programming voltage used, the more rapidly the cell degrades. A system and method for reducing the average programming voltage for data sets is disclosed.Type: GrantFiled: September 9, 2014Date of Patent: January 17, 2017Assignee: VIOLIN MEMORY INC.Inventors: Daniel C. Biederman, Jon C. R. Bennett
-
Patent number: 9530509Abstract: A data programming method, a memory storage device and a memory control circuit unit are provided. The method includes: receiving first data and programming the first data into a first lower physical programming unit; receiving second data; in response to the second data to be programmed into a first upper physical programming unit corresponding to the first lower physical programming unit, performing a first data obtaining operation which does not include reading the first lower physical programming unit by using a default read voltage; and programming the second data into the first upper physical programming unit according to the third data obtained through the first data obtaining operation.Type: GrantFiled: June 2, 2015Date of Patent: December 27, 2016Assignee: PHISON ELECTRONICS CORP.Inventors: Wei Lin, Tien-Ching Wang, Kuo-Hsin Lai, Yu-Cheng Hsu, Chi-Heng Yang
-
Patent number: 9514834Abstract: An integrated circuit memory device includes an array of non-volatile, charge trapping memory cells, configured to store data values in memory cells in the array using threshold states, including a higher threshold state. Retention check logic executes to identify memory cells in the higher threshold state which fail a threshold retention check. Also, logic is provided to reprogram the identified memory cells.Type: GrantFiled: September 28, 2015Date of Patent: December 6, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung Hung, Nai-Ping Kuo, Kuen-Long Chang, Ken-Hui Chen, Yu-Chen Wang
-
Patent number: 9514824Abstract: A memory system is programmed with minimal program disturb and reduced junction and channel leakage during self-boosting. Pre-charging bias signals are applied to word lines adjacent to a selected word line before a program signal is applied to the selected word line and a pass signal is applied to the remaining word lines. The pre-charging bias signals apply a pre-charge to the memory cells. The pre-charging bias signals are chosen to improve the isolation of the memory cells on word lines adjacent to the selected word line, improve self boost efficiency and reduce current leakage to prevent or reduce program disturb and/or programming errors especially in the inhibited memory cells on the selected word line.Type: GrantFiled: December 18, 2013Date of Patent: December 6, 2016Assignee: Cypress Semiconductor CorporationInventors: Ya-Fen Lin, Colin S. Bill, Takao Akaogi, Youseok Suh
-
Patent number: 9514845Abstract: A group of one or more solid state storage cells is programmed. A predetermined amount of time after the group of solid state storage cells is programmed, the group of solid state storage cells is read to obtain read data. Error correction decoding is performed on the read data and the group of solid state storage cells is assessed for wear related degradation based at least in part on the error correction decoding.Type: GrantFiled: November 6, 2014Date of Patent: December 6, 2016Assignee: SK Hynix Inc.Inventors: Zheng Wu, Jason Bellorado, Arunkumar Subramanian
-
Patent number: 9490015Abstract: A semiconductor memory device, a memory system having the same, and a method of operating the same are provided. The semiconductor memory device includes a plurality of memory cells electrically coupled between a source select transistor and a drain select transistor, a peripheral circuit configured to perform a program operation on the plurality of memory cells, and a control logic unit configured to control the operation of the peripheral circuit so that at least two memory cells of the plurality of memory cells adjacent to the source select transistor and at least two memory cells of the plurality of memory cells adjacent to the drain select transistor are programmed to have a relatively fewer number of data bits than that of remaining memory cells of the plurality of memory cells in the program operation.Type: GrantFiled: December 8, 2014Date of Patent: November 8, 2016Assignee: SK HYNIX INC.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 9466384Abstract: A memory device and an erase method for the memory device are provided. The memory device includes plural blocks and a controller. The plural blocks include at least one first block and at least one second block. The erase method is controlled by the controller and includes the following steps. A first stage erase operation and a second stage erase operation are sequentially performed on the at least one first block in a first time interval and a second time interval. The first stage erase operation and the second stage erase operation are sequentially performed on the at least one second block in the second time interval and a third time interval.Type: GrantFiled: April 13, 2015Date of Patent: October 11, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Ming Chang, Hsiang-Pang Li, Hung-Sheng Chang, Chih-Chang Hsieh, Kuo-Pin Chang
-
Patent number: 9460805Abstract: Techniques are provided for programming a memory device. A pre-charge phase is used to boost the channel of an unselected NAND string by allowing a bit line voltage to reach the channel. To maximize the channel pre-charge while also minimizing program disturb, a drain-side dummy word line voltage is controlled based on the position of the selected word line. The drain-side dummy word line voltage can be relatively high or low when the selected word line is relatively far from or close to the drain-side dummy word line, respectively. When the drain-side dummy word line voltage is relatively high, the bit line voltage can easily pass through and boost the channel. When the drain-side dummy word line voltage is relatively low, program disturb of drain-side data word lines is reduced due to a smaller channel gradient and a corresponding reduced amount of hot carriers.Type: GrantFiled: October 19, 2015Date of Patent: October 4, 2016Assignee: SanDisk Technologies LLCInventors: Liang Pang, Jiahui Yuan, Yingda Dong
-
Patent number: 9454999Abstract: A semiconductor memory device is provided. The semiconductor memory device includes a memory cell array including cell strings coupled between bit lines and a common source line, each of the cell strings comprising a plurality of memory cells stacked above a substrate. The semiconductor memory device also includes a peripheral circuit configured to supply a negative voltage to one or more word lines coupled to the cell strings and supply a positive voltage to the common source line, wherein the peripheral circuit supplies the positive voltage and the negative voltage before a program operation is performed.Type: GrantFiled: November 25, 2014Date of Patent: September 27, 2016Assignee: SK hynix Inc.Inventor: Han Soo Joo
-
Patent number: 9455004Abstract: An apparatus having a circuit and a decoder is disclosed. The circuit is configured to adjust an initial one of a plurality of reference voltages in a read channel of a memory by shifting the initial reference voltage an amount toward a center of a window and read a codeword from the memory a number of times. The window bounds a sweep of the reference voltages. Each retry of the reads uses a respective reference voltage from a pattern of the reference voltages. The pattern is symmetrically spaced about the initial reference voltage. The pattern fits in the window. The decoder is configured to generate read data by performing an iterative decoding procedure on the codeword based on the reads.Type: GrantFiled: January 7, 2016Date of Patent: September 27, 2016Assignee: Seagate Technology LLCInventors: AbdelHakim S. Alhussien, Yunxiang Wu, Sundararajan Sankaranarayanan, Zhengang Chen, Erich F. Haratsch
-
Patent number: 9450610Abstract: A nonvolatile memory controller includes memory storage configured to store a two-index look-up table that includes a Log-Likelihood Ratio (LLR), hard-and-soft-decision bits associate with the LLR and a neighboring cell read pattern associated with the LLR. Read circuitry is configured to perform a plurality of reads of a cell of a nonvolatile memory storage module at different read voltage levels to generate target cell hard-and-soft-decision bits and configured to read neighboring cells to generate neighboring cell reads. Neighboring cell processing circuitry combines the neighboring cell reads to generate a neighboring cell read pattern. Look-up circuitry accesses the two-index look-up table using the target cell hard-and-soft-decision bits and the neighboring cell read pattern to identify the corresponding LLR for use in Low-Density Parity Check (LDPC) decoding of a codeword stored in the nonvolatile memory storage module.Type: GrantFiled: December 1, 2014Date of Patent: September 20, 2016Assignee: Microsemi Storage Solutions (US), Inc.Inventors: Rino Micheloni, Alessia Marelli, Christopher I. W. Norrie
-
Patent number: 9449707Abstract: A memory circuit has control gate circuitry (104) and select gate circuitry (106). A first memory cell (122/124) has a control gate coupled to the control gate circuitry, a select gate coupled to the select gate circuitry, a drain that is coupled to a first bit line for reading a logic state of the of the first memory cell, and a source. A second memory cell (150/152 or 158/160) having a control gate coupled to the control gate circuitry, a select gate coupled to the select gate circuitry, a drain that is coupled to a second bit line for reading a logic state of the of the second memory cell, and a source. A source control circuit (102) that, during programming of the first memory cell, outputs a first voltage to the source of the first memory cell and keeps the source of the second memory cell floating.Type: GrantFiled: December 19, 2014Date of Patent: September 20, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventor: Anirban Roy
-
Patent number: 9443599Abstract: A non-volatile memory and a method of controlling an erase operation of the non-volatile memory using a controller are provided. The method of controlling the erase operation includes beginning performance of the erase operation, monitoring a next command to be performed in the non-volatile memory while performing the erase operation, determining an erase status, and continuing, suspending or canceling the erase operation based on the determination result of the erase status.Type: GrantFiled: April 6, 2015Date of Patent: September 13, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Ju Yi, Seok-Won Ahn, Hwa-Seok Oh
-
Patent number: 9443596Abstract: A non-volatile memory device includes a memory cell array and a voltage generator. The memory cell array has a plurality of cell strings in which a plurality of memory cells are connected with each other in series between a string select transistor and a ground select transistor. The voltage generator generates a program voltage, a first pass voltage, and a second pass voltage. A first boost channel voltage applied when programming an outermost memory cell from among the memory cells of each of non-selected cell strings of the cell strings is lower than a second boost channel voltage applied when programming one of remaining memory cells except for the outermost memory cell. The non-volatile memory device prevents programming disturb caused by hot carrier injection.Type: GrantFiled: February 27, 2014Date of Patent: September 13, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Chang-Hyun Lee
-
Patent number: 9437313Abstract: A nonvolatile memory device comprises a memory cell array and a voltage generator. The memory cell array comprises a plurality of memory cells connected in series between a string selection transistor connected to a bit line and a ground selection transistor connected to a source line. The voltage generator provides read voltages to word lines of memory cells selected from among the plurality of memory cells during a read operation. The read voltages of the selected memory cells differ from each other according to their respective distances from the string selection transistor.Type: GrantFiled: July 14, 2014Date of Patent: September 6, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-jin Yun, Sang-chul Kang
-
Patent number: 9431123Abstract: To control a read sequence of a nonvolatile memory device, a plurality of read sequences are set and the read sequences respectively correspond to operating conditions different from each other. The read sequences are performed selectively based on sequence selection rates respectively corresponding to the read sequences. Read latencies of the respective read sequences are monitored and the sequence selection rates are adjusted based on monitoring results of the read latencies.Type: GrantFiled: August 12, 2014Date of Patent: August 30, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Kyung-Ryun Kim
-
Patent number: 9424179Abstract: Systems and method relating generally to solid state memory, and more particularly to systems and methods for recycling data in a solid state memory. The systems and methods include receiving a data set maintained in a memory device, applying at least one iteration of a data decoding algorithm to the data set by a data decoder circuit to yield a decoded output, counting the number of iterations of the data decoding algorithm applied to the data set to yield an iteration count, and recycling the data set to the memory device. The recycling is triggered based at least in part on the iteration count.Type: GrantFiled: November 5, 2013Date of Patent: August 23, 2016Assignee: SEAGATE TECHNOLOGY LLCInventors: Yu Cai, Yunxiang Wu, Ning Chen, Erich F. Haratsch, Zhengang Chen
-
Patent number: 9424907Abstract: Disclosed herein is a device includes a command generation circuit that activates first and second command signals, an internal circuit that includes a plurality of transistors that are brought into a first operation state when at least one of the first and second command signals is activated, and an output gate circuit that receives a first signal output from the internal circuit, the output gate circuit being configured to pass the first signal when the second command signal is deactivated and to block the first signal when the second command signal is activated.Type: GrantFiled: June 26, 2014Date of Patent: August 23, 2016Assignee: Micron Technology, Inc.Inventor: Keisuke Fujishiro
-
Patent number: 9424945Abstract: Technologies are generally described herein for linear programming based decoding for memory devices. In some examples, a cell threshold voltage level of a memory cell is detected. An interference voltage level of an interference cell that interferes with the memory cell can be determined. The cell threshold voltage level can be decoded in accordance with a set of beliefs to determine the value of the memory cell. The set of beliefs can include a minimization of an objective function of a linear program representing inter-cell interference between the memory cell and the interference cell.Type: GrantFiled: November 14, 2014Date of Patent: August 23, 2016Assignee: EMPIRE TECHNOLOGY DEVELOPMENT LLCInventor: Xudong Ma
-
Patent number: 9411681Abstract: A method for reading data stored in a flash memory includes at least the following steps: controlling the flash memory to perform a plurality of read operations upon a plurality of memory cells included in the flash memory; obtaining a plurality of bit sequences read from the memory cells, respectively, wherein the read operations read bits of a predetermined bit order from the memory cells by utilizing different control gate voltage settings; and determining readout information of the memory cells according to binary digit distribution characteristics of the bit sequences.Type: GrantFiled: December 2, 2015Date of Patent: August 9, 2016Assignee: Silicon Motion Inc.Inventor: Tsung-Chieh Yang
-
Patent number: 9412433Abstract: A DRAM includes: a temperature sensor for monitoring a temperature operating condition of the DRAM; and a binary counter coupled to the temperature sensor, for receiving external commands to perform a refresh operation, and incrementing a count upon each received external command, wherein the refresh operation will be selectively skipped according to a value of the binary counter. The binary counter is activated to a first mode when the temperature sensor determines the temperature operating condition of the DRAM goes below a first threshold and activated to a second mode when the temperature sensor determines the temperature operating condition of the DRAM goes below a second threshold lower than the first threshold.Type: GrantFiled: January 22, 2014Date of Patent: August 9, 2016Assignee: NANYA TECHNOLOGY CORP.Inventor: Donald Martin Morgan
-
Patent number: 9405622Abstract: Apparatuses and methods associated with shaping codes for memory are provided. One example apparatus comprises an array of memory cells and a shaping component coupled to the array and configured to encode each of a number of received digit patterns according to a mapping of received digit patterns to shaping digit patterns. The mapping of received digit patterns to shaping digit patterns obeys a shaping constraint that limits, to an uppermost amount, an amount of consecutive digits of the shaping digit patterns allowed to have a particular digit value.Type: GrantFiled: March 10, 2015Date of Patent: August 2, 2016Assignee: Micron Technology, Inc.Inventor: Chandra C. Varanasi
-
Patent number: 9390003Abstract: In at least one embodiment, a data storage system includes a non-volatile memory array including a plurality of regions of physical memory. The data storage system further includes a controller that controls read and write access to the memory array and retires selected ones of the plurality of regions of physical memory from use. The controller determines whether or to not to retire a particular region among the plurality of regions of physical memory from use based on a dwell time of data stored in the particular region.Type: GrantFiled: December 9, 2013Date of Patent: July 12, 2016Assignee: International Business Machines CorporationInventors: Timothy J. Fisher, Aaron D. Fry
-
Patent number: 9378837Abstract: A method of providing an operating voltage in a memory device includes applying a read voltage to a selected word line while applying a first pass voltage to at least one unselected word line among word lines adjacent to the selected word line; and while applying a second pass voltage to the remaining unselected word lines (other than the at least one unselected word line to which the first pass voltage is applied). The level of the first pass voltage is higher than the level of the second pass voltage. The level of the first pass voltage may be set based on the level of the read voltage.Type: GrantFiled: July 21, 2015Date of Patent: June 28, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Moo Sung Kim, Wook Ghee Hahn
-
Patent number: 9373367Abstract: A data storage device may include: a nonvolatile memory device including first and second memory cells adjacent to each other; and a controller suitable for performing a distribution adjusting operation for adjusting a threshold voltage of the second memory cell based on whether a read operation on the first memory cell fails.Type: GrantFiled: March 13, 2015Date of Patent: June 21, 2016Assignee: SK Hynix Inc.Inventors: Sang Sik Kim, Jae Yoon Lee
-
Patent number: 9367389Abstract: A method for applying a sequence of sensing/read reference voltages in a read channel includes (A) setting a read window based on an estimate of a read channel, (B) setting first, second, and third values of a sequence of sensing voltages to values corresponding to different ones of (i) a left-hand limit of the read window, (ii) a right-hand limit of the read window, and (iii) a point central to the read window, (C) determining whether first, second and third reads are successful, and (D) if the first, second and third reads are not successful, setting fourth and fifth values of the sequence of sensing voltages to values corresponding to different ones of (i) a point between the left-hand limit and the point central to the read window and (ii) a point between the right-hand limit and the point central to the read window.Type: GrantFiled: March 14, 2013Date of Patent: June 14, 2016Assignee: Seagate Technology LLCInventors: AbdelHakim S. Alhussien, Erich F. Haratsch, Earl T. Cohen, Yunxiang Wu
-
Patent number: 9361985Abstract: An operating method of a nonvolatile memory device is provided which includes receiving a command sequence; detecting whether the input command sequence accompanies an impedance calibration operation; and if the input command sequence accompanies the impedance calibration operation, simultaneously performing an operation corresponding to the input command sequence and the impedance calibration operation.Type: GrantFiled: December 31, 2013Date of Patent: June 7, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Dong Kim, Soonbok Jang
-
Patent number: 9336129Abstract: A method and system are disclosed for remapping logical addresses between memory banks of discrete or embedded multi-bank storage device. The method may include a controller of a storage device tracking a total erase count for a storage device, determining if an erase count imbalance greater than a threshold exists between banks, and then remapping logical address ranges from the highest erase count bank to the lowest erase count bank to even out wear between the banks. The system may include a controller that may maintain a bank routing table, an erase counting mechanism and execute instructions for triggering a remapping process to remap an amount of logical addresses such that an address range is reduced for a hotter bank and increased for a colder bank.Type: GrantFiled: October 2, 2013Date of Patent: May 10, 2016Assignee: SanDisk Technologies Inc.Inventors: Alan Bennett, Sergey Anatolievich Gorobets
-
Patent number: 9318220Abstract: Methods for memory cell coupling compensation and apparatuses configured to perform the same are described. One or more methods for memory cell coupling compensation includes determining a state of a memory cell using a voltage that is changed in accordance with a first memory cell coupling compensation voltage, performing an error check on the state of the memory cell, and determining the state of the memory cell using a voltage that is changed in accordance with a second memory cell coupling compensation voltage in response to the error check failing.Type: GrantFiled: February 17, 2014Date of Patent: April 19, 2016Assignee: Micron Technology, Inc.Inventors: Zhenlei Shen, William H. Radke, Peter Feeley
-
Patent number: 9318717Abstract: An apparatus with a programmable response includes a semi-conductor device with a junction formed thereon, the junction having a built-in potential, a quantum well element proximate to the junction that provides an energy well within a depletion region of the junction. The energy well comprises one or more donor energy states that support electron trapping, and/or one or more acceptor energy states that support hole trapping; thereby modulating the built-in potential of the junction. The semi-conductor device may be a diode, a bipolar diode, a transistor, or the like. A corresponding method is also disclosed herein.Type: GrantFiled: January 5, 2015Date of Patent: April 19, 2016Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Tze-chiang Chen, Kailash Gopalakrishnan, Bahman Hekmatshoartabari, Young H. Kwark
-
Patent number: 9311993Abstract: A nonvolatile semiconductor memory device comprises a memory cell array including a plurality of memory cells, and a control circuit for the memory cell array. The control circuit is configured to perform a pre-read operation to read pre-selected memory cells before a read operation on target memory cells is performed and to change a read voltage to be applied to the target memory cells during the read operation based on a result of the pre-read operation.Type: GrantFiled: August 29, 2014Date of Patent: April 12, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Shimura, Takuya Futatsuyama
-
Patent number: 9305659Abstract: A memory device has an array of memory cells and a controller coupled to the array of memory cells. The controller is configured to determine a program window after a portion of a particular programing operation performed on the memory device is performed and before a subsequent portion of the particular programing operation performed on the memory device is performed. The controller is configured to determine the program window responsive to an amount of program disturb experienced by a particular state of a memory cell. The controller is configured to perform the subsequent portion of the particular programing operation performed on the memory device using the determined program window.Type: GrantFiled: August 14, 2015Date of Patent: April 5, 2016Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Giovanni Santin, Massimo Rossini, William H. Radke, Violante Moschiano
-
Patent number: 9305638Abstract: Operation methods for a memory device is provided. An operation method for the memory device comprises programming the memory device as described in follows. Data are provided. The data comprise a plurality of codes. Each number of the codes is counted. Then, a mapping rule is generated according to each number of the codes. In the mapping rule, each of the codes is mapped to one of a plurality of verifying voltage levels which are sequentially arranged from low to high. After that, the data are programmed into the memory device according to the mapping rule.Type: GrantFiled: October 29, 2014Date of Patent: April 5, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Ming Chang, Yung-Chun Li, Chih-Chang Hsieh, Shih-Fu Huang, Hsiang-Pang Li, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 9305653Abstract: A method of operating a memory array is disclosed. The memory array includes a plurality of memory cells arranged in rows and columns, wherein a plurality of parallel memory strings correspond to respective ones of the columns, and a plurality of word lines are arranged orthogonal to the plurality of memory strings, each word line being connected to gate electrodes of a corresponding one of the rows of memory cells. The method includes performing a program operation that programs all of the memory cells on edge word lines located at opposite edges of the memory array, and that programs selected memory cells between the edge word lines in the memory array according to input data to be stored in the memory array. Each programmed memory cell has a threshold voltage at a program verify (PV) level.Type: GrantFiled: December 5, 2014Date of Patent: April 5, 2016Assignee: Macronix International Co., Ltd.Inventors: Chih-Chang Hsieh, Kuo-Pin Chang, Hang-Ting Lue
-
Patent number: 9305658Abstract: A read is performed using a first iteration of a read threshold voltage that is set to a default voltage to obtain a first characteristic. A second iteration of the read threshold voltage is generated using the default voltage and an offset. A read is performed using the second iteration of the read threshold voltage to obtain a second characteristic. A third iteration of the read threshold voltage is generated using the first and second characteristics. A read is performed using the third iteration of the read threshold voltage to obtain a third characteristic. It is determined if the third characteristic is one of the two characteristics closest to a stored characteristic. If so, a fourth iteration of the read threshold voltage is generated using the two closest characteristics.Type: GrantFiled: November 18, 2014Date of Patent: April 5, 2016Assignee: SK hynix memory solutions inc.Inventors: Xiangyu Tang, Lingqi Zeng, Jason Bellorado, Frederick K. H. Lee, Arunkumar Subramanian
-
Patent number: 9299445Abstract: A method of operating a nonvolatile memory device may include applying a first voltage greater than a ground voltage to a selected word line during a first time period; applying a second voltage to an unselected word line during a second time period that is later than the first time period; and applying a third voltage greater than the first voltage and the second voltage to the selected word line during the second time period. The second time period includes a third time period during which a voltage level of the unselected word line increases to the second voltage from a fourth voltage that is less than the second voltage, and during which a voltage level of the selected word line increases to the third voltage from the first voltage.Type: GrantFiled: June 22, 2015Date of Patent: March 29, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Il-Han Park, Go-Eun Jung
-
Patent number: 9281068Abstract: A method of reprogramming a nonvolatile memory device, comprising setting up bit lines of selected memory cells according to logic values of first and second latches of a page buffer connected to the bit lines, supplying a program pulse to the selected memory cells, performing a program verify operation on the selected memory cells using the first and second latches, and performing a predictive program operation on the selected memory cells according to a result of the program verify operation. In the predictive program operation, bit lines of the selected memory cells are setup according to a logic value of a third latch of the page buffer that corresponds to each of the selected memory cells.Type: GrantFiled: March 18, 2014Date of Patent: March 8, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Tae-Young Kim
-
Patent number: 9274866Abstract: In at least one embodiment, a data storage system includes a non-volatile memory array including a plurality of blocks of physical memory, each including multiple pages. The data storage system further includes a controller that maintains a data structure identifying blocks of physical memory in the memory array that currently do not store valid data. The controller, responsive to receipt of a write input/output operation (IOP) specifying an address and write data, selects a particular block from among the blocks identified in the data structure prior to a dwell time threshold for the particular block being satisfied, programs a page within the selected block with the write data, and associates the address with the selected block.Type: GrantFiled: December 9, 2013Date of Patent: March 1, 2016Assignee: International Business Machines CorporationInventors: Charles J. Camp, Timothy J. Fisher, Aaron D. Fry, Andrew D. Walls