Alternate Addressing (e.g., Even/odd) Patents (Class 365/230.04)
-
Patent number: 8488406Abstract: A semiconductor device in accordance with an aspect of the present invention includes first and second power-supply circuits each of which generates an internal power-supply voltage by converting a voltage value of a power-supply voltage into a different voltage value, a first internal circuit that receives a supply of the internal power-supply voltage from the first power-supply circuit through a first line, a second internal circuit that receives a supply of the internal power-supply voltage from the second power-supply circuit through a second line, an inter-block line that connects the first and second lines to each other, and a control circuit that operates the first and second internal circuits in a predetermined operating cycle, and controls a length of a period during which the first and second internal circuits operate simultaneously.Type: GrantFiled: June 10, 2011Date of Patent: July 16, 2013Assignee: Renesas Electronics CorporationInventor: Toshikatsu Jinbo
-
Patent number: 8477537Abstract: A technique for writing data is disclosed. The technique includes estimating an amount of additional voltage on a victim cell of a solid-state storage device caused by writing to one or more other cells in the solid-state storage device, determining a modified write value for the victim cell based at least in part on a desired value for the victim cell and the estimated amount of additional voltage, and writing the modified write value to the victim cell.Type: GrantFiled: December 9, 2011Date of Patent: July 2, 2013Assignee: SK hynix memory solutions inc.Inventors: Jason Bellorado, Marcus Marrow
-
Publication number: 20130142002Abstract: A semiconductor memory apparatus comprises first and second memory blocks each comprising semiconductor elements coupled to first and second local line groups, a first switching circuit configured to couple a first global line group to the first local line group of the first memory block in response to a block selection signal, a second switching circuit configured to couple a second global line group to the second local line groups of the first and second memory blocks in response to the block selection signal, and a third switching circuit configured to couple the first global line group to the first local line group of the second memory block in response to the block selection signal.Type: ApplicationFiled: January 30, 2013Publication date: June 6, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: HYNIX SEMICONDUCTOR INC.
-
Patent number: 8456921Abstract: A nonvolatile memory includes a first bit line coupled to a first cell string, a second bit line coupled to a second cell string, and a bit line precharge unit configured to precharge the first bit line and the second bit line before a program operation. A bit line selected from among the first bit line and the second bit line is precharged to a lower voltage level than a target voltage level, and an unselected bit line is precharged to the target voltage level.Type: GrantFiled: July 7, 2011Date of Patent: June 4, 2013Assignee: Hynix Semiconductor Inc.Inventor: Won-Beom Choi
-
Patent number: 8451667Abstract: A non-volatile storage system reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. Alternate pairs of adjacent bit lines are grouped into first and second sets. Non-volatile storage elements of the first set of pairs are subject to program pulses and verify operations in each of a first number of iterations, after which non-volatile storage elements of the second set of pairs is subject to program pulses and verify operations in each of a second number of iterations.Type: GrantFiled: January 27, 2012Date of Patent: May 28, 2013Assignee: SanDisk Technologies Inc.Inventors: Jeffrey W Lutze, Deepanshu Dutta
-
Patent number: 8400870Abstract: A memory device is provided. The memory device comprises a plurality of memory chips. The plurality of memory chips receive an input address code and alternately operate in an active mode. Each memory chip receives a selection signal and operates according to an internal address counter code. For each memory chip, the respective internal address counter code is initially set according to the input address code and the respective selection signal.Type: GrantFiled: January 4, 2011Date of Patent: March 19, 2013Assignee: Winbond Electronics Corp.Inventor: Ying Te Tu
-
Patent number: 8379448Abstract: Apparatus and methods are disclosed, such as those involving a flash memory device. One such apparatus includes a memory block including a plurality of columns. Each of the columns includes a bit line and a plurality of memory cells on the bit line. The plurality of columns include a plurality of groups of regular columns and a plurality of groups of redundant columns. The apparatus also includes a plurality of data latches. Each of the data latches is configured to store data read from a respective one group of regular columns. The apparatus further includes a plurality of redundant data latches. Each of the redundant data latches is configured to store data read from a respective one group of redundant columns. The apparatus also includes a multiplexer configured to selectively output data from the plurality of data latches and the plurality of redundant data latches.Type: GrantFiled: November 30, 2011Date of Patent: February 19, 2013Assignee: Micron Technology, Inc.Inventors: Jin-Man Han, Aaron Yip
-
Patent number: 8358535Abstract: A semiconductor device includes a sub word line driver. A first sub word line and a second sub word line transmit an operation signal to a memory cell. A main word line optionally sends the operation signal to the first sub word line and the second sub word line. A switching transistor is disposed between the first sub word line and the second sub word line. A gate of the switching transistor is connected the main word line.Type: GrantFiled: October 25, 2010Date of Patent: January 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kyo-suk Chae, Satoru Yamada, Hyuk-joon Kwon, Won-kyung Park, Hyoung-ho Ko
-
Patent number: 8345493Abstract: In a semiconductor memory device which performs a repair method of replacing a repair target word line and one adjacent word line at the same time by a repair operation through an efficient decoding operation for selecting a repair target address, a test operation of enabling only a word line corresponding to a cell coupled to a bit line or a bit line bar is stably performed.Type: GrantFiled: July 9, 2010Date of Patent: January 1, 2013Assignee: Hynix Semiconductor Inc.Inventor: Ju-Young Seo
-
Publication number: 20120243301Abstract: A memory device can include a plurality of double data rate data (DDR) ports, each configured to receive write data and output read data on a same set of data lines independently and concurrently in synchronism with at least a first clock signal; an address port configured to receive address values on consecutive, different transitions of a second clock, each address value corresponding to an access on a different one of the data ports; and a memory array section comprising a plurality of banks, each bank providing pipelined access to storage locations therein.Type: ApplicationFiled: December 29, 2011Publication date: September 27, 2012Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Dinesh Maheshwari, Bruce Jeffrey Barbara, John Marino
-
Patent number: 8274855Abstract: A semiconductor device according to the present invention has an address scrambling circuit for performing address scrambling operation of an address and a redundancy judging circuit for judging that redundancy judgment is performed about the address scrambled by the address scrambling circuit. This structure makes it possible to completely refresh operation concerned with normal word lines and redundancy word lines.Type: GrantFiled: June 24, 2011Date of Patent: September 25, 2012Assignee: Elpida Memory, Inc.Inventors: Tetsuaki Okahiro, Hiromasa Noda, Katsunobu Noguchi
-
Patent number: 8270229Abstract: A semiconductor memory apparatus includes a first data selection section inputted with the first data and second data and output one of the first data and the second data as first selection data in response to an address signal, a second data selection section inputted with the second data and the first selection data and output one of the second data and the first selection data as second selection data depending upon an input and output mode, and a data output section configured to be inputted with the first and second selection data and output first and second output data.Type: GrantFiled: June 13, 2011Date of Patent: September 18, 2012Assignee: Hynix Semiconductor Inc.Inventors: Kyung Hoon Kim, Sang Sic Yoon, Hong Bae Kim
-
Patent number: 8259517Abstract: A Random Access Memory (RAM) and method of using the same are disclosed. The RAM includes a plurality of memory cells arranged in columns and in rows with each memory cell coupled to at least one word line and at least one bit line. The RAM includes a plurality of switches with at least one of the switches coupled between two of the memory cells to allow data to be copied from one of the two memory cells to the other of the two memory cells. In another aspect, the two memory cells can be considered a dual bit cell that contains a copying mechanism. There are two interleaved memory planes, assembled from bit cells that contain two bits of information. One bit is the primary bit that corresponds to the normal RAM bit. The second bit is able to receive a copy and hold the primary value. When the copying mechanism is over, the two memory planes may act as two completely independent structures.Type: GrantFiled: August 11, 2010Date of Patent: September 4, 2012Assignee: Mentor Graphics CorporationInventor: Peer Schmitt
-
Patent number: 8243497Abstract: A Phase Change Memory device with reduced programming disturbance and its operation are described. The Phase Change Memory includes an array with word lines and bit lines and voltage controlling elements coupled to bit lines adjacent to an addressed bit line to maintain the voltage of the adjacent bit lines within an allowed range.Type: GrantFiled: November 30, 2009Date of Patent: August 14, 2012Assignee: Micron Technology, Inc.Inventors: Fabio Pellizzer, Agostino Pirovano, Augusto Benvenuti, Daniele Vimercati, Andrea Redaelli, Gerald Barkley
-
Patent number: 8184479Abstract: A system for programming non-volatile storage is proposed that reduces the impact of interference from the boosting of neighbors. Memory cells are divided into two or more groups. In one example, the memory cells are divided into odd and even memory cells; however, other groupings can also be used. Prior to a first trigger, a first group of memory cells are programmed together with a second group of memory cells. Subsequent to the first trigger and prior to a second trigger, the first group of memory cells are programmed separately from the second group of memory cells. Subsequent to the second trigger, the first group of memory cells are programmed together with the second group of memory cells. Before and after both triggers, the first group of memory cells are verified together with the second group of memory cells.Type: GrantFiled: August 30, 2011Date of Patent: May 22, 2012Assignee: SanDisk Technologies Inc.Inventors: Dana Lee, Emilio Yero
-
Patent number: 8179719Abstract: A memory system includes a state set module that provides a first state set having a plurality of states, each being assigned to represent a particular data sequence, and a second state set having a same number of states as the first state set, wherein an assignment of one or more particular data sequences among the states of the second state set is different relative to that set forth in the first state set. The memory system further includes a write module that writes first data to a first multi-level memory cell of the memory system based on the first state set, the first multi-level cell being located on a wordline of the memory system, and that writes second data to a second multi-level memory cell of the memory system based on the second state set, the second multi-level cell being located on the wordline of the memory system.Type: GrantFiled: March 10, 2009Date of Patent: May 15, 2012Assignee: Marvell International Ltd.Inventor: Xueshi Yang
-
Patent number: 8180994Abstract: During a programming data transfer process in a non-volatile storage system, recording units of data are transferred from a host to a memory device, such as a memory card. For each recording unit, pages of data are arranged in an order such that a page which takes longer to write to a memory array of the memory device is provided before a page which takes less time to write. Overall programming time for the recording unit is reduced since a greater degree of parallel processing occurs. While the page which takes longer to program is being programmed to the memory array, the page which takes less time to program is being transferred to the memory device. After programming is completed, the memory device signals the host to transfer a next recording unit. The pages of data may include lower, middle and upper pages.Type: GrantFiled: July 8, 2009Date of Patent: May 15, 2012Assignee: SanDisk Technologies Inc.Inventors: Steven Sprouse, Jianmin Huang, Chris Avila, Yichao Huang, Emilio Yero
-
Patent number: 8130556Abstract: A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.Type: GrantFiled: March 5, 2009Date of Patent: March 6, 2012Assignee: SanDisk Technologies Inc.Inventors: Jeffrey W. Lutze, Deepanshu Dutta
-
Patent number: 8127069Abstract: Disclosed is a memory device including self-ID information. The memory device has a storage unit for storing information related to the memory device, such as a manufacturing factory, a manufacturing date, a wafer number, coordinates on a wafer and the like. Each bank of the memory device stores self-ID information related to the memory device and outputs the self-ID information out of a chip when an address is applied thereto during a test mode.Type: GrantFiled: August 27, 2007Date of Patent: February 28, 2012Assignee: Hynix Semiconductor Inc.Inventor: Yong Bok An
-
Patent number: 8107313Abstract: A plurality of cell arrays are assigned different addresses. An access information unit holds access enable information indicating the number of the cell arrays to be simultaneously activated. An array control unit activates at least one of the cell arrays corresponding to the access enable information, in response to an access request, and forcibly activates at least one of the cell arrays not corresponding to the access enable information, in response to a forced access request. Consequently, it is possible to activate the inactivated cell array not corresponding to the access enable information before the supply of the access request. Therefore, even when the number of the cell arrays to be simultaneously activated is small, it is possible to execute access operations without interruption. As a result, it is possible to access the cell arrays with minimum power consumption without lowering access efficiency.Type: GrantFiled: September 26, 2008Date of Patent: January 31, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Hiroyuki Kobayashi
-
Publication number: 20120008378Abstract: A memory device can include a plurality of banks, each bank including memory locations accessible by different access circuits; at least a first address port configured to receive addresses on falling and rising edges of a timing clock, each address corresponding to locations in different banks; and at least two read/write data ports configured to receive write data for storage in one of the banks, and output read data from one of the banks.Type: ApplicationFiled: July 8, 2011Publication date: January 12, 2012Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventor: Dinesh Maheshwari
-
Patent number: 8094492Abstract: A system for programming non-volatile storage is proposed that reduces the impact of interference from the boosting of neighbors. Memory cells are divided into two or more groups. In one example, the memory cells are divided into odd and even memory cells; however, other groupings can also be used. Prior to a first trigger, a first group of memory cells are programmed together with a second group of memory cells. Subsequent to the first trigger and prior to a second trigger, the first group of memory cells are programmed separately from the second group of memory cells. Subsequent to the second trigger, the first group of memory cells are programmed together with the second group of memory cells. Before and after both triggers, the first group of memory cells are verified together with the second group of memory cells.Type: GrantFiled: December 8, 2010Date of Patent: January 10, 2012Assignee: SanDisk Technologies Inc.Inventors: Dana Lee, Emilio Yero
-
Patent number: 8094502Abstract: A technique for writing data is disclosed. The technique includes estimating an amount of additional voltage on a victim cell of a solid-state storage device caused by writing to one or more other cells in the solid-state storage device, determining a modified write value for the victim cell based at least in part on a desired value for the victim cell and the estimated amount of additional voltage, and writing the modified write value to the victim cell.Type: GrantFiled: April 9, 2009Date of Patent: January 10, 2012Assignee: Link—A—Media Devices CorporationInventors: Jason Bellorado, Marcus Marrow
-
Patent number: 8081511Abstract: Apparatus and methods are disclosed, such as those involving a flash memory device. One such apparatus includes a memory block including a plurality of columns. Each of the columns includes a bit line and a plurality of memory cells on the bit line. The plurality of columns include a plurality of groups of regular columns and a plurality of groups of redundant columns. The apparatus also includes a plurality of data latches. Each of the data latches is configured to store data read from a respective one group of regular columns. The apparatus further includes a plurality of redundant data latches. Each of the redundant data latches is configured to store data read from a respective one group of redundant columns. The apparatus also includes a multiplexer configured to selectively output data from the plurality of data latches and the plurality of redundant data latches.Type: GrantFiled: October 5, 2010Date of Patent: December 20, 2011Assignee: Micron Technology, Inc.Inventors: Jin-Man Han, Aaron Yip
-
Patent number: 8081534Abstract: A semiconductor memory device is capable of scrambling input/output data according to row addresses. The semiconductor memory device includes a local line driving block configured to differentially drive a positive local line and a negative local line by selectively inverting data on a global line according to row addresses, a global line driving block configured to drive the global line by selectively inverting data on the positive local line and data on the negative local line according to the row addresses, a first cell region configured to allow a first internal data to be equalized with the data on the positive local line in response to the row addresses and column addresses, and a second cell region configured to allow a second internal data to be equalized with the data on the negative local line in response to the row addresses and the column addresses.Type: GrantFiled: June 24, 2009Date of Patent: December 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Seung-Bong Kim
-
Patent number: 8059461Abstract: The flash memory device includes a block switch, first and second cell strings, first and second source lines, drain contacts, and first and second source contacts. The first cell string is connected to a first bit line and a second cell string is connected to a second bit line. The first and second cell strings each include a drain select transistor, a plurality of cell transistors, and a source select transistor connected in series. The drain contacts connect the first and second bit line to a semiconductor substrate. The first and second source contacts connect the first and second source lines to the semiconductor substrate. The first and second source lines in the same block are not adjacent and separated from each other by a predetermined interval.Type: GrantFiled: September 9, 2008Date of Patent: November 15, 2011Inventor: Min Kyu Lee
-
Patent number: 8000158Abstract: A semiconductor memory device includes a plurality of memory cell matrixes each of which contains plural memory cell arrays whose number is lager than 2n and smaller than 2n+1, n being a natural number. The semiconductor memory device includes normal memory cell arrays including 2m numbers of memory cell arrays of the plurality of memory cell matrixes, m being a bit of addresses, wherein a data access operation is performed on normal memory cells in the normal memory cell arrays as normal word lines corresponding to the normal memory cells are activated in response to the addresses, and additional redundancy memory cell arrays in the plurality of memory cell matrixes, wherein repair-expected memory cells in the normal memory cell arrays are replaced with the additional redundancy memory cell arrays as redundancy word lines corresponding to the additional redundancy memory cells are activated in response to the addresses corresponding to the repair-expected memory cells.Type: GrantFiled: June 24, 2009Date of Patent: August 16, 2011Assignee: Hynix Semiconductor Inc.Inventor: Joong-Ho Lee
-
Patent number: 7983095Abstract: A semiconductor memory apparatus includes a first data selection section inputted with the first data and second data and output one of the first data and the second data as first selection data in response to an address signal, a second data selection section inputted with the second data and the first selection data and output one of the second data and the first selection data as second selection data depending upon an input and output mode, and a data output section configured to be inputted with the first and second selection data and output first and second output data.Type: GrantFiled: December 30, 2008Date of Patent: July 19, 2011Assignee: Hynix Semiconductor Inc.Inventors: Kyung Hoon Kim, Sang Sic Yoon, Hong Bae Kim
-
Patent number: 7974145Abstract: A semiconductor memory device is capable of transferring address signals at high speed and improving the operation reliability even though an input rate of an address signal increases, and thus a degradation of an operation speed caused by applying a bus inversion scheme can be prevented and power consumption can be reduced. The semiconductor memory device includes a bus inversion decoding block configured to determine whether a plurality of address signals are inverted or not by decoding an indication control signal, and an address buffer block configured to receive two address signals per one cycle of an external clock, align the received address signals for parallel processing, and transfer the address signals or inverted address signals according to an output of the bus inversion decoding block.Type: GrantFiled: April 20, 2010Date of Patent: July 5, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sun-Suk Yang
-
Publication number: 20110149629Abstract: A semiconductor memory apparatus comprises first and second memory blocks each comprising semiconductor elements coupled to first and second local line groups, a first switching circuit configured to couple a first global line group to the first local line group of the first memory block in response to a block selection signal, a second switching circuit configured to couple a second global line group to the second local line groups of the first and second memory blocks in response to the block selection signal, and a third switching circuit configured to couple the first global line group to the first local line group of the second memory block in response to the block selection signal.Type: ApplicationFiled: December 20, 2010Publication date: June 23, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Sung Bo Shim, Sang Don Lee, Jong Woo Kim
-
Patent number: 7944731Abstract: Various embodiments of the present invention are generally directed to a method and apparatus for carrying out a partial block update operation upon a resistive sense memory (RSM) array, such as formed from STRAM or RRAM cells. The RSM array is arranged into multi-cell blocks (sectors), each block having a physical block address (PBA). A first set of user data is written to a selected block at a first PBA. A partial block update operation is performed by writing a second set of user data to a second block at a second PBA, the second set of user data updating a portion of the first set of user data in the first PBA. The first and second blocks are thereafter read to retrieve the second set of user data and a remaining portion of the first set of user data.Type: GrantFiled: October 14, 2010Date of Patent: May 17, 2011Assignee: Seagate Technology LLCInventors: Yiran Chen, Daniel S. Reed, Yong Lu, Harry Hongyue Liu, Hai Li
-
Patent number: 7920408Abstract: Memory cells (MC) are formed at intersections of bit lines (BL) extending in the X direction and word lines (WL) extending in the Y direction. A plurality of basic array planes sharing the word lines (WL), each formed for a group of bit lines (BL) aligned in the Z direction, are arranged side by side in the Y direction. In each basic array plane, bit lines in even layers and bit lines in odd layers are individually connected in common. Each of selection switch elements (101 to 104) controls switching of electrical connection/non-connection between the common-connected even layer bit line and a global bit line (GBL), and each of selection switch elements (111 to 114) control switching of connection/non-connection between the common-connected odd layer bit line and the global bit line (GBL).Type: GrantFiled: June 20, 2008Date of Patent: April 5, 2011Assignee: Panasonic CorporationInventors: Ryotaro Azuma, Kazuhiko Shimakawa, Satoru Fujii, Yoshihiko Kanzawa
-
Patent number: 7911847Abstract: A method of programming data in a NAND flash memory device including at least one even bitline and at least one odd bitline, the method including programming N-bit data into first cells coupled to the at least one even bitline or the at least one odd bitline and programming M-bit data into second cells coupled to the other of the at least one even bitline and the at least one odd bitline, where N is a natural number greater than one and M is a natural number greater than N.Type: GrantFiled: November 5, 2008Date of Patent: March 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Soo Kang, Choong-Ho Lee, Dong-Uk Choi
-
Patent number: 7907466Abstract: A semiconductor memory apparatus includes first and second data storing/processing sections that have memory areas in a bank and the first and second data storing/processing sections share a circuit block that inputs and outputs the data, and a signal line that transmits the data.Type: GrantFiled: March 7, 2008Date of Patent: March 15, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jae Woong Yun
-
Patent number: 7869273Abstract: A system for programming non-volatile storage is proposed that reduces the impact of interference from the boosting of neighbors. Memory cells are divided into two or more groups. In one example, the memory cells are divided into odd and even memory cells; however, other groupings can also be used. Prior to a first trigger, a first group of memory cells are programmed together with a second group of memory cells. Subsequent to the first trigger and prior to a second trigger, the first group of memory cells are programmed separately from the second group of memory cells. Subsequent to the second trigger, the first group of memory cells are programmed together with the second group of memory cells. Before and after both triggers, the first group of memory cells are verified together with the second group of memory cells.Type: GrantFiled: September 4, 2007Date of Patent: January 11, 2011Assignee: SanDisk CorporationInventors: Dana Lee, Emilio Yero
-
Patent number: 7864623Abstract: A semiconductor device includes a latency setting circuit setting the latency, an input command circuit outputting a normal-phase (reverse-phase) command signal obtained by capturing an input command signal using a normal-phase (reverse-phase) clock, first and second counter circuits each including latch circuits sequentially shifting the normal-phase (reverse-phase) command signal based on the normal-phase (reverse-phase) clock, a selector circuit controlling a signal path so that the normal-phase (reverse-phase) command signal is transmitted through the first (second) counter circuit when an even latency is set and the normal-phase (reverse-phase) command signal is transmitted so as to be shifted from the first (second) counter circuit to the second (first) counter circuit when an odd latency is set, and a control circuit controlling so that the latch circuits of the first (second) counter circuit are activated in response to the input command signal and stopped after an operation period is elapsed.Type: GrantFiled: March 22, 2010Date of Patent: January 4, 2011Assignee: Elpida Memory, Inc.Inventors: Hiroto Kinoshita, Hiroki Fujisawa
-
Patent number: 7849345Abstract: A computer system for writing data to a memory is disclosed. The memory controller in the computer system comprises a system clock, which is generated by the memory controller. A first register captures the lower data word based on the rising edge of the system clock. A second register, coupled to the first register, captures the output of the first register based on the rising edge of the system clock. A third register, captures the upper data word based on the falling edge of the system clock. A forth register, coupled to the third register, captures the output of the third register based on the falling edge of the system clock. A first multiplexer is coupled to a forth register and a second register. A delay element, coupled to the system clock and a first multiplexer, adjusts the phase of the system clock. A second multiplexer, coupled to the system clock, generates a data strobe.Type: GrantFiled: October 26, 2007Date of Patent: December 7, 2010Assignee: Marvell International Ltd.Inventors: Jitendra Kumar Swarnkar, Jie Du, Vincent Wong
-
Patent number: 7843761Abstract: A semiconductor memory device is capable of securing margins of setup/hold times for receiving addresses. The device includes an address buffering unit, a data input/output line, a selecting unit and an output circuit. The address buffering unit buffers input addresses. The data input/output line transfers data with a cell array. The selecting unit selectively outputs the buffered addresses transferred from the address buffering unit and the data transferred through the data input/output line according to modes of the device. The output circuit latches an output of the selecting unit to be outputted from the device.Type: GrantFiled: June 10, 2008Date of Patent: November 30, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sun-Suk Yang, Yong-Ki Kim
-
Patent number: 7830709Abstract: A memory device comprises a plurality of memory cells, each of which comprising a first electrode, a second electrode and an active material arranged between the first electrode and the second electrode, wherein the memory cells are grouped into memory cell groups, each memory cell group defining a memory cell group area and being configured such that corresponding first electrodes are individually addressable, and corresponding second electrodes are commonly addressable via a common select device provided within the memory cell group area of the memory cell group.Type: GrantFiled: February 21, 2007Date of Patent: November 9, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventor: Jan Keller
-
Patent number: 7830742Abstract: A memory cell accessing method may include receiving an input address, determining whether the input address has been accessed at least a predetermined number of times, and converting a memory cell enabled by the input address when it is determined that the input address has been accessed the predetermined number of times or more.Type: GrantFiled: January 16, 2008Date of Patent: November 9, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Yong-Joo Han
-
Patent number: 7826282Abstract: A Random Access Memory (RAM) and method of using the same are disclosed. The RAM includes a plurality of memory cells arranged in columns and in rows with each memory cell coupled to at least one word line and at least one bit line. The RAM includes a plurality of switches with at least one of the switches coupled between two of the memory cells to allow data to be copied from one of the two memory cells to the other of the two memory cells. In another aspect, the two memory cells can be considered a dual bit cell that contains a copying mechanism. There are two interleaved memory planes, assembled from bit cells that contain two bits of information. One bit is the primary bit that corresponds to the normal RAM bit. The second bit is able to receive a copy and hold the primary value. When the copying mechanism is over, the two memory planes may act as two completely independent structures.Type: GrantFiled: February 21, 2007Date of Patent: November 2, 2010Assignee: Mentor Graphics CorporationInventor: Peer Schmitt
-
Patent number: 7826301Abstract: A word line driver circuit for use in a memory array including multiple memory cells and multiple word lines coupled to the memory cells for selectively accessing the memory cells includes a driver adapted to generate a word line signal as a function of a first set of address signals received by the word line driver circuit. The circuit further includes a switching circuit having a plurality of output nodes, the output nodes connected to respective ones of the plurality of word lines, and having an input node connected to an output of the driver and adapted to receive the word line signal. The switching circuit is operative to direct the word line signal to a selected one of the word lines during a memory access as a function of at least one control signal. Between a given pair of memory accesses, the output nodes and the input node of the switching circuit are held to a same prescribed voltage level to thereby substantially eliminate a leakage current path in the switching circuit.Type: GrantFiled: August 28, 2007Date of Patent: November 2, 2010Assignee: Agere Systems Inc.Inventors: Dennis E. Dudeck, Donald Albert Evans, Hai Quang Pham, Wayne E. Werner, Ronald James Wozniak
-
Patent number: 7821830Abstract: Apparatus and methods are disclosed, such as those involving a flash memory device. One such apparatus includes a memory block including a plurality of columns. Each of the columns includes a bit line and a plurality of memory cells on the bit line. The plurality of columns include a plurality of groups of regular columns and a plurality of groups of redundant columns. The apparatus also includes a plurality of data latches. Each of the data latches is configured to store data read from a respective one group of regular columns. The apparatus further includes a plurality of redundant data latches. Each of the redundant data latches is configured to store data read from a respective one group of redundant columns. The apparatus also includes a multiplexer configured to selectively output data from the plurality of data latches and the plurality of redundant data latches.Type: GrantFiled: July 23, 2008Date of Patent: October 26, 2010Assignee: Micron Technology, Inc.Inventors: Jin-Man Han, Aaron Yip
-
Patent number: 7817485Abstract: A testing system with data compressing function includes a third data end, a first encoder, and a second encoder. The testing system receives testing data and testing address for testing if any memory cell fails in a memory. The memory includes a first data end, a second end, and an address end. The first encoder encodes the testing data to the data type of the first data end according to the testing address. The second encoder encodes the testing data to the data type of the second data end according to the testing address. In this way, the corresponding memory cells of the first data and second ends store same testing data.Type: GrantFiled: November 13, 2008Date of Patent: October 19, 2010Assignee: Etron Technology, Inc.Inventors: Jen-Shou Hsu, Kuo-Cheng Ting
-
Patent number: 7779216Abstract: A memory system that disperses memory addresses of strings of data throughout a memory is provided. The memory system includes a memory, a central processing unit (CPU) and an address randomizer. The memory is configured to store strings of data. The CPU is configured to direct the storing and retrieving of the strings of data from the memory at select memory addresses. The address randomizer is coupled between the CPU and the memory. Moreover, the address randomizer is configured to disburse the strings of data throughout locations of the memory by changing the select memory addresses directed by the CPU.Type: GrantFiled: April 11, 2007Date of Patent: August 17, 2010Assignee: Honeywell International Inc.Inventors: Keith A. Souders, Jamal Haque
-
Patent number: 7764545Abstract: An address replacing circuit includes a sub-bank region selecting unit that allows a first sub-bank region or a second sub-bank region to be selectively activated, in response to a row address and first and second bits of a column address in accordance with operation modes a first column region activating unit that generates a first column region activating address and a second column region activating address from the first bit of the column address, a second column region activating unit that generates a third column region activating address and a fourth column region activating address from the second bit of the column address, and a column region selecting unit that allows at least one of first to fourth column regions of the first sub-bank region and first to fourth column regions of the second sub-bank region to be selectively activated, in response to the first to fourth column region activating addresses.Type: GrantFiled: February 5, 2008Date of Patent: July 27, 2010Assignee: Hynix Semiconductor Inc.Inventor: Keun-Kook Kim
-
Patent number: 7656742Abstract: Provided are a circuit and method for sampling a valid command using a valid address window extended for a high-speed operation in a double pumped address scheme memory device. A method for extending the valid address window includes: inputting a valid command signal and a first address signal at the first cycle of a clock signal; inputting a second address signal at the second cycle of the clock signal; generating a decoded command signal and extended first and second internal address signals respectively in response to the command signal and the address signals; and latching and decoding the extended first and second internal address signals in response to the decoded command signal.Type: GrantFiled: May 28, 2008Date of Patent: February 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Jin Kim, Seong-Jin Jang, Jeong-Don Lim, Kwang-Il Park, Ho-Young Song, Woo-Jin Lee
-
Patent number: 7656738Abstract: A memory cell array includes memory cells disposed in a matrix. A plurality of word-lines are arranged in the memory cell array to select a memory cell in a row direction. A read bit-line pair is arranged in a direction perpendicular to the word-line to read data from the memory cell. In addition, a write bit-line is arranged in a direction perpendicular to the word-line to write data to the memory cell. The read bit-line pair includes a true and a complementary read bit-line. One of the true and complementary read bit-lines is connected to the memory cell connected to an even-numbered word-line. The other one is connected to the memory cell connected to an odd-numbered word-line.Type: GrantFiled: January 3, 2008Date of Patent: February 2, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Toshimasa Namekawa
-
Patent number: 7653780Abstract: A semiconductor memory device that does not delay read/write access due to a refresh and can be interface compatible with a high-speed SRAM such as a QDR SRAM, comprises a plurality of subarrays each having a plurality of dynamic memory cells; at least one cache memory for the plurality of subarrays; a circuit to check whether data read from the subarray selected by a read address is present in the cache memory or not; and a circuit performing control so that the check result indicates that the data is present in the cache memory, the data is read from the cache memory and refreshing of the subarray is performed concurrently with a read cycle.Type: GrantFiled: May 21, 2004Date of Patent: January 26, 2010Assignee: NEC Electronics CorporationInventor: Hiroyuki Takahashi
-
Patent number: RE43870Abstract: A system for programming non-volatile storage is proposed that reduces the impact of interference from the boosting of neighbors. Memory cells are divided into two or more groups. In one example, the memory cells are divided into odd and even memory cells; however, other groupings can also be used. Prior to a first trigger, a first group of memory cells are programmed together with a second group of memory cells. Subsequent to the first trigger and prior to a second trigger, the first group of memory cells are programmed separately from the second group of memory cells. Subsequent to the second trigger, the first group of memory cells are programmed together with the second group of memory cells. Before and after both triggers, the first group of memory cells are verified together with the second group of memory cells.Type: GrantFiled: November 4, 2011Date of Patent: December 25, 2012Assignee: SanDisk Technologies Inc.Inventors: Dana Lee, Emilio Yero