Using Strip Lead Frame Patents (Class 438/111)
-
Patent number: 8803185Abstract: A light emitting diode package and a method of fabricating the same. The package includes a light emitting diode chip having a first surface and a second surface opposing the first surface, a metal frame (or TAB tape) having leads connected to the light emitting diode chip, and a light-pervious encapsulant encapsulating the light emitting diode chip, wherein the second surface of the chip is exposed from the first light-pervious encapsulant. The metal frame (or TAB tape) connects the light emitting diode chip to an external circuit board. The LED package does not need wire-bonding process. A method of fabricating a light emitting diode package is also provided.Type: GrantFiled: February 21, 2012Date of Patent: August 12, 2014Inventors: Peiching Ling, Vivek B. Dutta
-
Patent number: 8802503Abstract: An LED package with an extended top electrode and an extended bottom electrode is formed from a first metal and a second metal. An LED is on an inner end of the first metal. An outer end of the first metal has been bent upward twice 90 degrees to form a top flat as an extended top electrode of the package. An outer end of the second metal has been bent downward twice 90 degrees to form a bottom flat as an extended bottom electrode of the package. The LED and a bonding wire may be encapsulated with glue.Type: GrantFiled: March 11, 2014Date of Patent: August 12, 2014Assignee: Cheng Kung Capital, LLCInventor: Jiahn-Chang Wu
-
Patent number: 8791556Abstract: An integrated circuit packaging system, and a method of manufacture therefor, including: electrical terminals; circuitry protective material around the electrical terminals and formed to have recessed pad volumes; routable circuitry on the top surface of the circuitry protective material; and an integrated circuit die electrically connected to the electrical terminals.Type: GrantFiled: March 8, 2013Date of Patent: July 29, 2014Assignee: STATS ChipPAC Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8785250Abstract: Fabrication of a semiconductor package includes placing a conductive material on a protrusion from a leadframe to form a first assembly, forming a non-conductive mask about the protrusion, and placing a die on the first assembly, the die having an active area. Fabrication can further include reflowing the conductive material to form a second assembly such that a connection extends from the die active area, through the conductive material, to the protrusion. A semiconductor package includes a leadframe having a protrusion, a conductive material reflowed to the protrusion, and a die having an active area coupled to the protrusion by the reflowed solder.Type: GrantFiled: April 30, 2008Date of Patent: July 22, 2014Assignee: Allegro Microsystems, LLCInventors: Nirmal Sharma, Virgil Ararao
-
Patent number: 8785248Abstract: Wafer level packaging using a lead-frame. When used to package two or more chips, a final product having QFN package-like finish. The final product will also have a performance rivaling or exceeding that of a corresponding monolithic chip because of the very close connection of the two or more chips and the ability to tailor the fabrication processing of each chip to only that required for the devices on that chip. The wafer level packaging can also be used to package monolithic chips, as well as chips having active devices on one chip and passive devices on a second chip. Various exemplary embodiments are disclosed.Type: GrantFiled: January 9, 2012Date of Patent: July 22, 2014Assignee: Maxim Integrated Products, Inc.Inventor: Ahmad R. Ashrafzadeh
-
Patent number: 8785244Abstract: Wafer level packaging using a lead-frame. When used to package two or more chips, a final product having QFN package-like finish. The final product will also have a performance rivaling or exceeding that of a corresponding monolithic chip because of the very close connection of the two or more chips and the ability to tailor the fabrication processing of each chip to only that required for the devices on that chip. The wafer level packaging can also be used to package monolithic chips, as well as chips having active devices on one chip and passive devices on a second chip. Various exemplary embodiments are disclosed.Type: GrantFiled: November 29, 2012Date of Patent: July 22, 2014Assignee: Maxim Integrated Products, Inc.Inventor: Ahmad R. Ashrafzadeh
-
Patent number: 8772923Abstract: A semiconductor device includes: leads (5) in each of which a cutout (5a) is formed; a die pad (11); a power element (1) held on the die pad (11); and a package (6) made of a resin material, and configured to encapsulate inner end portions of the leads (5), and the die pad (11) including the power element (1). The cutout (5a) is located in a region of each of the leads (5) including a portion of the lead (5) located at a boundary between the lead (5) and the package (6), and is filled with a resin material.Type: GrantFiled: January 19, 2012Date of Patent: July 8, 2014Assignee: Panasonic CorporationInventor: Masanori Minamio
-
Patent number: 8766734Abstract: The present invention provides a TSV-based oscillator WLP structure and a method for fabricating the same. The method of the present invention comprises steps: providing a silicon base having an oscillator unit disposed thereon; forming on the silicon base at least one package ring surrounding the oscillator unit; and disposing a silicon cap on the package ring to envelop the oscillator unit. The present invention adopts a cap and a base, which are made of the same material, to effectively overcome the problem of thermal stress occurring in a conventional sandwich package structure. Further, the present invention elaborately designs the wiring on the lower surface of the base to reduce the package size and decrease consumption of noble metals.Type: GrantFiled: June 22, 2012Date of Patent: July 1, 2014Assignee: TXC CorporationInventors: Chi-Chung Chang, Chih-Hung Chiu, Yen-Chi Chen, Kuan-Neng Chen, Jian-Yu Shih
-
Publication number: 20140151883Abstract: A semiconductor component having wettable leadframe lead surfaces and a method of manufacture. A leadframe having leadframe leads is embedded in a mold compound. A portion of at least one leadframe lead is exposed and an electrically conductive material is formed on the exposed portion. The mold compound is separated to form singulated semiconductor components.Type: ApplicationFiled: December 3, 2012Publication date: June 5, 2014Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Phillip Celaya, James P. Letterman, JR., Robert L. Marquis
-
Patent number: 8742555Abstract: A semiconductor device lead frame having enhanced mold locking features is provided. The lead frame has a flag with bendable edge features along the edge of the flag. Each edge feature is shaped to resist movement against encapsulating mold material in a plane of the edge feature. By bending a portion of the edge feature, improved mold locking of the flag is provided in multiple planes.Type: GrantFiled: August 30, 2011Date of Patent: June 3, 2014Inventors: Jian Wen, Darrel R. Frear, William G. McDonald
-
Patent number: 8735223Abstract: A method of forming a semiconductor device includes affixing a die to a heat sink to form a die and heat sink assembly and then placing the die and heat sink assembly on a support element. A semiconductor device includes a die and heat sink assembly disposed on a support element. The die and heat sink assembly is pre-assembled prior to being disposed on the support element.Type: GrantFiled: February 16, 2012Date of Patent: May 27, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Wei Gao, Zhiwei Gong, Dehong Ye, Huchang Zhang
-
Patent number: 8716066Abstract: A method of forming a packaged semiconductor device includes loading an array of package sites in position for saw singulation, saw singulating the array of package sites, and performing a non-electrolytic plating operation on exposed lead tips of individual packages from the array of package sites as the array of package sites is saw singulated.Type: GrantFiled: July 31, 2012Date of Patent: May 6, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Leo M. Higgins, III
-
Patent number: 8709873Abstract: A method of manufacture of a leadless integrated circuit packaging system includes: providing a substrate; patterning a die attach pad on the substrate; forming a tiered plated pad array around the die attach pad; mounting an integrated circuit die on the die attach pad; coupling an electrical interconnect between the integrated circuit die and the tiered plated pad array; forming a molded package body on the integrated circuit die, the electrical interconnects, and the tiered plated pad array; and exposing a contact pad layer by removing the substrate.Type: GrantFiled: August 1, 2011Date of Patent: April 29, 2014Assignee: Stats ChipPac Ltd.Inventor: Zigmund Ramirez Camacho
-
Patent number: 8703545Abstract: A semiconductor package is provided with an Aluminum alloy lead-frame without noble metal plated on the Aluminum base lead-frame. Aluminum alloy material with proper alloy composition and ratio for making an aluminum alloy lead-frame is provided. The aluminum alloy lead-frame is electroplated with a first metal electroplating layer, a second electroplating layer and a third electroplating layer in a sequence. The lead-frame electroplated with the first, second and third metal electroplating layers is then used in the fabrication process of a power semiconductor package including chip connecting, wire bonding, and plastic molding. After the molding process, the area of the lead-frame not covered by the molding compound is electroplated with a fourth metal electroplating layer that is not easy to be oxidized when exposing to air.Type: GrantFiled: February 29, 2012Date of Patent: April 22, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Zhiqiang Niu, Ming-Chen Lu, Yan Xun Xue, Yan Huo, Hua Pan, Guo Feng Lian, Jun Lu
-
Patent number: 8691629Abstract: An embodiment is a method for semiconductor packaging. The method comprises attaching a chip to a carrier substrate through a first side of a jig, the chip being attached by bumps; applying balls to bond pads on the carrier substrate through a second side of the jig; and simultaneously reflowing the bumps and the balls. According to a further embodiment, a packaging jig comprises a cover, a base, and a connector. The cover has a first window through the cover. The base has a second window through the base. The first window exposes a first surface of a volume intermediate the cover and the base, and the second window exposes a second surface of the volume. The first surface is opposite the volume from the second surface. The connector aligns and couples the cover to the base.Type: GrantFiled: May 27, 2011Date of Patent: April 8, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Ming Huang, Tsung-Ding Wang
-
Patent number: 8664776Abstract: A semiconductor device has a semiconductor chip and a first interconnection tape. The semiconductor chip has a plurality of first electrode pads arranged on a first surface. The first interconnection tape is in contact with each of the plurality of first electrode pads such that the plurality of first electrode pads are electrically connected with each other.Type: GrantFiled: January 25, 2011Date of Patent: March 4, 2014Assignee: Renesas Electronics CorporationInventor: Hiroki Yamamoto
-
Patent number: 8664752Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: March 26, 2012Date of Patent: March 4, 2014Assignee: Fairchild Semiconductor CorporationInventors: Oseob Jeon, Yoonhwa Choi, Boon Huan Gooi, Maria Cristina B. Estacio, David Chong, Tan Teik Keng, Shibaek Nam, Rajeev Joshi, Chung-Lin Wu, Venkat Iyer, Lay Yeap Lim, Byoung-Ok Lee
-
Patent number: 8664045Abstract: A process of manufacturing an LED lamp strip includes the steps of forming a plurality of through holes on an adhesive tape, mounting the adhesive tape to a top side of a scrollable lead frame, bonding a plurality of LED chips to the top side of the scrollable lead frame according to the positions of the through holes, packaging the LED chips respectively, and finally cutting the scrollable lead frame. In light of this, the LED lamp strip can be produced under the circumstances of low production cost and less production time.Type: GrantFiled: May 17, 2011Date of Patent: March 4, 2014Assignee: Lingsen Precision Industries, Ltd.Inventors: Ming-Te Tu, Mu Tsan Liao
-
Patent number: 8664046Abstract: In a semiconductor device, a lead frame made of a copper alloy prevents exfoliation occurring near the surface of the lead frame. A copper oxide layer is formed on the base material made of a copper alloy by immersing the base material into a solution of a strong oxidizer. The copper oxide layer serves as an outermost layer and consists of a copper oxide other than a copper oxide in the form of needle crystals.Type: GrantFiled: October 25, 2012Date of Patent: March 4, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Takahiro Yurino
-
Patent number: 8658471Abstract: The present invention relates to a multi-row leadframe for semiconductor packaging, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step), whereby a protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage to a plating layer caused by etching solution during pattern formation of leadframe and to thereby solve the problem of using the plating layer as an etching mask.Type: GrantFiled: December 23, 2009Date of Patent: February 25, 2014Assignee: LG Innotek Co., Ltd.Inventors: Hyun A. Chun, Jae Bong Choi, Sung Won Lee, Sung Wuk Ryu, Hyuk Soo Lee, Sai Ran Eom
-
Patent number: 8652882Abstract: A chip packaging method includes the steps of: attaching a first tape to a metal plate; patterning the metal plate to form a plurality of terminal pads and a plurality of leads, wherein the plurality of terminal pads and the plurality of leads are disposed on two opposite sides of a central void region, the plurality of terminal pads on each side are arranged in at least two rows spaced apart from each other in the direction away from the central void region, and each lead has a first end portion extending to the central void region and a second end portion connecting to a corresponding terminal pad; attaching a second tape having openings to the plurality of terminal pads, wherein each of the openings exposes the central void region and the first end portions of the leads; removing the first tape; attaching a chip to the plurality of terminal pads and the plurality of leads, wherein a plurality of bond pads on the chip are corresponding to the central void region; and connecting the bond pads to the first enType: GrantFiled: June 23, 2011Date of Patent: February 18, 2014Assignee: Chipmos Technologies Inc.Inventors: Yu Tang Pan, Shih Wen Chou
-
Patent number: 8647964Abstract: A method for temporary wafer bonding employs a curable adhesive composition and a degradation agent combined with the curable adhesive composition. The adhesive composition may include (A) a polyorganosiloxane containing an average of at least two silicon-bonded unsaturated organic groups per molecule, (B) an organosilicon compound containing an average of at least two silicon-bonded hydrogen atoms per molecule in an amount sufficient to cure the composition, (C) a catalytic amount of a hydrosilylation catalyst, and (D) a base. The film prepared by curing the composition is degradable and removable by heating.Type: GrantFiled: December 15, 2010Date of Patent: February 11, 2014Assignee: Dow Corning CorporationInventor: Brian Harkness
-
Patent number: 8643156Abstract: A lead frame has a flag, a peripheral frame, and main tie bars coupling the flag to the peripheral frame. At least one cross tie bar extends between two of the main tie bars and an inner row of external connector pads extending from an inner side of the cross tie bar and an outer row of external connector pads extending from an outer side of the cross tie bar. Both an inner non-electrically conductive support bar and an outer non-electrically conductive support bar are attached across the two of the main tie bars. The inner non-electrically conductive support bar is attached to upper surfaces of the two of the main tie bars and to upper surfaces of the inner row of the external connector pads.Type: GrantFiled: September 6, 2012Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Shunan Qiu, Zhigang Bai, Haiyan Liu
-
Patent number: 8642394Abstract: An electronic device and method of manufacturing. One embodiment includes attaching a first semiconductor chip to a first metallic clip. The first semiconductor chip is placed over a leadframe after the attachment of the first semiconductor chip to the first metallic clip.Type: GrantFiled: January 28, 2008Date of Patent: February 4, 2014Assignee: Infineon Technologies AGInventors: Abdul Rahman Mohamed, Stanley Job Doraisamy, Tien Lai Tan, Ralf Otremba
-
Patent number: 8629562Abstract: Techniques for modular chip fabrication are provided. In one aspect, a modular chip structure is provided. The modular chip structure comprises a substrate; a carrier platform attached to the substrate, the carrier platform comprising a plurality of conductive vias extending through the carrier platform; and a wiring layer on the carrier platform in contact with one or more of the conductive vias, wherein the wiring layer comprises one or more wiring levels and is configured to divide the carrier platform into a plurality of voltage islands; and chips, chip macros or at least one chip in combination with at least one chip macro assembled on the carrier platform.Type: GrantFiled: August 31, 2012Date of Patent: January 14, 2014Assignee: International Business Machines CorporationInventors: Alain Caron, John Ulrich Knickerbocker
-
Patent number: 8629537Abstract: An integrated circuit package system is provided forming a die support system from a padless lead frame having die supports with each substantially equally spaced from another, and attaching an integrated circuit die having a peripheral area on the die supports.Type: GrantFiled: January 23, 2006Date of Patent: January 14, 2014Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry D. Bathan, Arnel Trasporto, Jeffrey D. Punzalan
-
Patent number: 8609468Abstract: To provide a semiconductor device having suspension leads with less distortion. In QFN having a plurality of external terminal portions at the periphery of the bottom surface of a sealing body, a plurality of leads is linked to a plurality of long suspension leads of the QFN at an intermediate portion thereof or at between the intermediate portion and a position near the die pad. These long suspension leads are each supported by these leads, making it possible to suppress distortion of each of the suspension leads in a wire bonding step or molding step in the fabrication of the QFN.Type: GrantFiled: April 9, 2012Date of Patent: December 17, 2013Assignee: Renesas Electronics CorporationInventor: Atsushi Fujisawa
-
Patent number: 8592962Abstract: A Quad Flat No Leads (QFN) package includes a lead frame, a chip, an encapsulant, and a protective layer. The lead frame includes a plurality of leads. Each of the leads has a lower surface that is divided into a contact area and a non-contact area. The chip is configured on and electrically connected to the lead frame. The encapsulant encapsulates the chip and the leads and fills spaces between the leads. The contact areas and the non-contact areas of the leads are exposed by the encapsulant. The protective layer covers the non-contact areas of the leads.Type: GrantFiled: August 29, 2011Date of Patent: November 26, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Kuang-Hsiung Chen, Sheng-Ming Wang, Hsiang-Ming Feng, Yu-Ying Lee, Mei-Lin Hsieh
-
Patent number: 8581416Abstract: In one embodiment, a leadframe for a semiconductor package includes a source connection area for one transistor and a drain connection point for a second transistor, and a common connection for using a connection clip to couple a drain of the first transistor to a source of the second transistor and to the common connection.Type: GrantFiled: December 15, 2011Date of Patent: November 12, 2013Assignee: Semiconductor Components Industries, LLCInventors: Harold L. Massie, Phillip Celaya, David F. Moeller, Mark Randol
-
Patent number: 8564107Abstract: A lead frame comprises: a base metal layer; a copper plating layer, including one of a copper layer and an alloy layer including a copper, configured to plate the based metal layer to make a surface roughness; and an upper plating layer, including at least one plating layer including at least one selected from the group of a nickel, a palladium, a gold, a silver, a nickel alloy, a palladium alloy, a gold alloy, and a silver alloy, configured to plate the copper plating layer.Type: GrantFiled: February 23, 2010Date of Patent: October 22, 2013Assignee: LG Innotek Co., Ltd.Inventors: In Kuk Cho, Kyoung Taek Park, Sang Soo Kwak, Eun Jin Kim, Jin Young Son, Chang Hwa Park
-
Patent number: 8563360Abstract: A power semiconductor device package includes a conductive assembly including a connecting structure and a semiconductor die having an aperture formed therethrough, the aperture being sized and configured to spacedly receive the connecting structure. In an alternative embodiment, a power semiconductor device package includes a conductive assembly including a connecting structure and a pair of semiconductor die disposed on either side of the connecting structure in spaced relationship thereto.Type: GrantFiled: June 8, 2009Date of Patent: October 22, 2013Assignee: Alpha and Omega Semiconductor, Inc.Inventors: Jun Lu, François Hébert, Kai Liu, Xiaotian Zhang
-
Patent number: 8551812Abstract: In a manufacturing method of a printed circuit board, a rigid substrate having a rigid-board metal layer is provided, an open slot is formed on the rigid substrate, and a flexible substrate is installed in the open slot, and the flexible substrate and the rigid substrate are securely bonded, and an increased-layer circuit layer is formed after electric circuits are manufactured on the rigid-board and flexible-board metal layers, and stacked on the rigid substrate and on an adjacent block where the flexible substrate is coupled to the rigid substrate, and an electric circuit is manufactured, and the increased-layer circuit layer is provided for electrically connecting and conducting the rigid and flexible substrates to overcome the issue of alignment errors.Type: GrantFiled: January 18, 2012Date of Patent: October 8, 2013Assignee: Unitech Printed Circuit Board Corp.Inventors: Ming Yi Yeh, Jia Lin Liu, Chung Shih Wu
-
Patent number: 8551815Abstract: A stacked microelectronic unit is provided which has a top surface and a bottom surface remote from the top surface and a plurality of vertically stacked microelectronic elements therein, including at least one microelectronic element having a front face adjacent to the top surface and a rear face oriented towards the bottom surface. Each of the microelectronic elements has traces extending from contacts at the front face beyond edges of the microelectronic element. A dielectric layer contacts edges of the microelectronic elements and underlies the rear face of the at least one microelectronic element. Leads are connected to the traces extending along the dielectric layer. Unit contacts, exposed at the top surface, are connected to the leads.Type: GrantFiled: August 1, 2008Date of Patent: October 8, 2013Assignee: Tessera, Inc.Inventors: Osher Avsian, Andrey Grinman, Giles Humpston, Moti Margalit
-
Patent number: 8530279Abstract: Placement of an encapsulation material adhesion promoter onto a semiconductor device leadframe can be performed through the use of an offset printing apparatus such as a rotogravure printing apparatus or a tampoprint printing apparatus. This can provide accurate and low-cost placement of the adhesion promoter.Type: GrantFiled: September 11, 2008Date of Patent: September 10, 2013Assignee: Texas Instruments IncorporatedInventor: Howard Raeburn Test
-
Patent number: 8524541Abstract: An LED package with an extended top electrode and an extended bottom electrode is made from a single metal sheet, one manufacturing process embodiment includes: preparing a piece of single metal sheet, forming a first metal and a coplanar second metal, mounting an LED on an inner end of the first metal, wire-bonding top electrode to an inner end of the second metal, encapsulating at least the LED and the bonding wire with a protection glue, bending an outer end of the first metal upward twice 90 degrees to form a top flat as an extended top electrode of the package, and bending an outer end of the second metal downward twice 90 degrees to form a bottom flat as an extended bottom electrode of the package.Type: GrantFiled: July 12, 2012Date of Patent: September 3, 2013Assignee: Cheng Kung Capital, LLCInventor: Jiahn-Chang Wu
-
Patent number: 8507319Abstract: An integrated circuit package system includes: forming a first lead and a second lead; connecting an integrated circuit die with the first lead; forming an encapsulation over the integrated circuit die, the first lead, and the second lead with a portion of a top side of the second lead exposed; and forming a shield over the encapsulation, the first lead, and the second lead with the shield not in contact with the first lead.Type: GrantFiled: December 7, 2007Date of Patent: August 13, 2013Assignee: Stats Chippac Ltd.Inventors: Seng Guan Chow, Byung Tai Do, Heap Hoe Kuan, Rui Huang
-
Patent number: 8501539Abstract: A method for forming a semiconductor device package includes providing a lead frame array having a plurality of leads. Each of the plurality of leads includes an opening extending through the lead from a first surface of the lead to a second surface of the lead, opposite the first surface, and each of the openings is at least partially filled with a solder wettable material. A plurality of semiconductor devices are attached to the lead frame array. The plurality of semiconductor devices are encapsulated, and, after encapsulating, the plurality of semiconductor devices are separated along separation lines which intersect the openings.Type: GrantFiled: November 12, 2009Date of Patent: August 6, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Kevin J. Hess, Michael B. McShane
-
Patent number: 8501540Abstract: A method for manufacture of an integrated circuit package system includes: providing a leadframe with an integrated circuit mounted thereover; encapsulating the integrated circuit with an encapsulation; mounting an etch barrier below the leadframe; and etching the leadframe.Type: GrantFiled: June 13, 2011Date of Patent: August 6, 2013Assignee: Stats Chippac Ltd.Inventors: Jae Hak Yee, Junwoo Myung, Byoung Wook Jang, YoungChul Kim
-
Patent number: 8486762Abstract: A leadless integrated circuit (IC) package comprising an IC chip mounted to a die-attach area and a plurality of electrical contacts electrically connected to the IC chip. The IC chip, the electrical contacts, and the die-attach area are all covered with a molding material, with portions of the electrical contacts and die-attach area protruding from a bottom surface of the molding material.Type: GrantFiled: March 8, 2010Date of Patent: July 16, 2013Assignee: UTAC Hong Kong LimitedInventors: John McMillan, Serafin P. Pedron, Jr., Kirk Powell, Adonis Fung
-
Patent number: 8486761Abstract: A multi-chip light emitting device (LED) uses a low-cost carrier structure that facilitates the use of substrates that are optimized to support the devices that require a substrate. Depending upon the type of LED elements used, some of the LED elements may be mounted on the carrier structure, rather than on the more expensive ceramic substrate. In like manner, other devices, such as sensors and control elements, may be mounted on the carrier structure as well. Because the carrier and substrate structures are formed independent of the encapsulation and other after-formation processes, these structures can be tested prior to encapsulation, thereby avoiding the cost of these processes being applied to inoperative structures.Type: GrantFiled: October 21, 2010Date of Patent: July 16, 2013Assignee: Koninklijke Philips Electronics N.V.Inventor: Serge J. Bierhuizen
-
Patent number: 8482114Abstract: A high bandwidth circuit is segmented into a plurality of portions, each portion for implementation on a corresponding semiconductor chip, an arrangement of one or more die bond pads for each corresponding chip is generated, and a chip location for each corresponding chip is generated, given package and given package I/O arrangement is generated, the generation of the die bond arrangements and the chip position being relative to given chip package parameters, and being generated to establish bond wire lengths meeting given characteristic impedance parameters. Boundary parameters for generating the segmenting are provided, including a bound on the number of portions and optionally a including bound on the area parameters of the corresponding semiconductor chips.Type: GrantFiled: April 9, 2010Date of Patent: July 9, 2013Assignee: NXP B.V.Inventors: James Raymond Spehar, Christian Paquet, Wayne A. Nunn, Dominicus M. Roozeboom, Joseph E. Schulze, Fatha Khalsa
-
Patent number: 8479384Abstract: Various pattern transfer and etching steps can be used to create features. Conventional photolithography steps can be used in combination with pitch-reduction techniques to form superimposed, pitch-reduced patterns of crossing elongate features that can be consolidated into a single layer. Planarizing techniques using a filler layer and a protective layer are disclosed. Portions of an integrated circuit having different heights can be etched to a common plane.Type: GrantFiled: August 11, 2011Date of Patent: July 9, 2013Assignee: Micron Technology, Inc.Inventors: Mirzafer Abatchev, David Wells, Baosuo Zhou, Krupakar M. Subramanian
-
Patent number: 8470644Abstract: A method of forming an electronic assembly includes attaching a backside metal layer the bottomside of a semiconductor die. An area of the backside metal layer matches an area of the bottomside of the die. A die pad and leads are encapsulated within the molding material. The leads include an exposed portion that includes a bonding portion. A gap exposes the backside metal layer along a bottom surface of the package. Bond wires couple the pads on the topside of the die to the leads and the bonding portions. Packaged semiconductor device is soldered to a printed circuit board (PCB). The backside metal layer and the bonding portions of the leads are soldered substrate pads on said PCB.Type: GrantFiled: October 5, 2012Date of Patent: June 25, 2013Assignee: Texas Instruments IncorporatedInventors: Frank Yu, Lance C. Wright, Chien Te Feng, Sandra J. Horton
-
Patent number: 8450152Abstract: A double-side exposed semiconductor device includes an electric conductive first lead frame attached on top of a thermal conductive but electrical nonconductive second lead frame and a semiconductor chip flipped and attached on top of the first lead frame. The gate and source electrodes on top of the flipped chip form electrical connections with gate and source pins of the first lead frame respectively. The flipped chip and center portions of the first and second lead frames are then encapsulated with a molding compound, such that the heat sink formed at the center of the second lead frame and the drain electrode at bottom of the semiconductor chip are exposed on two opposite sides of the semiconductor device. Thus, heat dissipation performance of the semiconductor device is effectively improved without increasing the size of the semiconductor device.Type: GrantFiled: July 28, 2011Date of Patent: May 28, 2013Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yuping Gong, Yan Xun Xue
-
Publication number: 20130119524Abstract: A chip package includes: a substrate having a first surface and a second surface; a device region disposed in or on the substrate; a conducting pad disposed in the substrate or on the first surface, wherein the conducting pad is electrically connected to the device region; a hole extending from the second surface towards the first surface of the substrate; a wiring layer disposed on the second surface of the substrate and extending towards the first surface of the substrate along a sidewall of the hole to make electrical contact with the conducting pad, wherein a thickness of a first portion of the wiring layer located directly on the conducting pad is smaller than a thickness of the second portion of the wiring layer located directly on the sidewall of the hole; and an insulating layer disposed between the substrate and the wiring layer.Type: ApplicationFiled: November 15, 2012Publication date: May 16, 2013Applicant: XINTEC INC.Inventor: Xintec Inc.
-
Patent number: 8440507Abstract: A packaged electronic component and method of forming. The packaged electronic component is formed with a lead frame. The lead frame includes at least one silver structure. The silver structure attracts sulfur so as to inhibit sulfur contamination on the rest of the lead frame. In one example, the silver of the at least one silver structure has an average grain size thickness of one micron or less. In one embodiment, a sulfur removal process can be performed to remove sulfur from the silver structure.Type: GrantFiled: February 20, 2012Date of Patent: May 14, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Rama I. Hegde
-
Patent number: 8441114Abstract: To improve manufacture of an electronic circuit, the electronic circuit is composed of modules of sub-circuits arranged on a common substrate, such as a cooling body, and that are electrically interconnected by a planar electrical contact element.Type: GrantFiled: September 3, 2008Date of Patent: May 14, 2013Assignee: Siemens AktiengesellschaftInventors: Martin Birner, Rainer Kreutzer, Hubert Schierling, Norbert Seliger
-
Patent number: 8435867Abstract: Foreign matter formed over (or adhered to) a surface of a lead is reliably removed. A laser beam is applied to a residual resin (sealing body) which is formed in (or adhered to) a region surrounded by a sealing body (a first sealing body), a lead exposed (projected) from the sealing body, and a dam bar. The foreign matter formed over (or adhered to) the surface of the lead can be reliably removed by washing the surface of the lead after the removal of the residual resin. Thus, in a subsequent plating step, the reliability (wettability, adhesion with the lead) of a plating film to be formed over the surface of the lead can be improved.Type: GrantFiled: September 23, 2010Date of Patent: May 7, 2013Assignee: Renesas Electronics CorporationInventors: Atsushi Fujishima, Haruhiko Harada
-
Patent number: 8431439Abstract: A strip-shape flexible substrate is transported over a long horizontal distance, with its width extending in the vertical direction, the position of the substrate in the vertical direction is maintained with high precision, and the films are deposited onto its surface. When depositing the thin films to manufacture a thin film laminated body, at least one pair of gripping rollers arranged in at least one space between film deposition chambers, and which grasps an upper-side edge portion of the substrate with its width oriented in the vertical direction, are installed such that the rotation direction of the gripping rollers is diagonally upward, at an angle relative to the direction of transport of the substrate, and by changing the force with which the gripping rollers grasp the substrate, a force lifts the substrate, and the height of the substrate can be controlled.Type: GrantFiled: March 2, 2009Date of Patent: April 30, 2013Assignee: Fuji Electric Co., Ltd.Inventor: Shoji Yokoyama
-
Patent number: 8424195Abstract: An apparatus for manufacturing a semiconductor package includes an index rail transferring a lead frame in forward and backward directions, the lead frame having a first surface and a second surface that is opposite to the first surface, a loader portion connected to an end portion of the index rail and supplying the lead frame to the index rail, a frame driving portion connected to the opposite end portion of the end portion of the index rail and rotating the lead frame around a normal to the first surface, and a die attach portion attaching a semiconductor chip on the lead frame supplied to the index rail.Type: GrantFiled: February 26, 2009Date of Patent: April 23, 2013Assignee: STS Semiconductor & Telecommunications Co., Ltd.Inventor: Sun Ha Hwang