Including Adhesive Bonding Step Patents (Class 438/118)
-
Patent number: 9040355Abstract: A method (70) of forming sensor packages (20) entails providing a sensor wafer (74) having sensors (30) formed on a side (26) positioned within areas (34) delineated by bonding perimeters (36), and providing a controller wafer (82) having control circuitry (42) at one side (38) and bonding perimeters (46) on an opposing side (40). The bonding perimeters (46) of the controller wafer (82) are bonded to corresponding bonding perimeters (36) of the sensor wafer (74) to form a stacked wafer structure (48) in which the control circuitry (42) faces outwardly. The controller wafer (82) is sawn to reveal bond pads (32) on the sensor wafer (74) which are wire bonded to corresponding bond pads (44) formed on the same side (38) of the wafer (82) as the control circuitry (42). The structure (48) is encapsulated in packaging material (62) and is singulated to produce the sensor packages (20).Type: GrantFiled: July 11, 2012Date of Patent: May 26, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Philip H. Bowles, Paige M. Holm, Stephen R. Hooper, Raymond M. Roop
-
Patent number: 9040425Abstract: Methods of forming integrated circuit devices include forming a sacrificial layer on a handling substrate and forming a semiconductor active layer on the sacrificial layer. A step is performed to selectively etch through the semiconductor active layer and the sacrificial layer in sequence to define an semiconductor-on-insulator (SOI) substrate, which includes a first portion of the semiconductor active layer. A multi-layer electrical interconnect network may be formed on the SOI substrate. This multi-layer electrical interconnect network may be encapsulated by an inorganic capping layer that contacts an upper surface of the first portion of the semiconductor active layer. A step can be performed to selectively etch through the capping layer and the first portion of the semiconductor active layer to thereby expose the sacrificial layer.Type: GrantFiled: July 17, 2014Date of Patent: May 26, 2015Assignee: Semprius, Inc.Inventors: Christopher Bower, Etienne Menard, Matthew Meitl, Joseph Carr
-
Publication number: 20150137238Abstract: A high-frequency semiconductor device, wherein on one surface of a semiconductor substrate, a first insulating layer, an undoped epitaxial polysilicon layer in a state of column crystal, a second insulating layer, and a semiconductor layer are formed in order from a side of the one surface, and a high-frequency transistor is formed in a location of the semiconductor layer facing the undoped epitaxial polysilicon layer with the second insulating layer in between.Type: ApplicationFiled: January 30, 2013Publication date: May 21, 2015Applicant: SONY CORPORATIONInventors: Hiroki Tsunemi, Hideo Yamagata, Kenji Nagai, Yuji Ibusuki
-
Patent number: 9034672Abstract: A method of manufacturing a light-emitting device includes forming a first optical element on a first carrier, wherein the first optical element comprises an opening; forming a light-emitting element in the opening; forming a second optical element on the light-emitting element; forming a second carrier on the first optical element and the second optical element; removing the first carrier after forming the second carrier on the first optical element and the second optical element; and forming two separated conductive structures under the first optical element.Type: GrantFiled: June 19, 2012Date of Patent: May 19, 2015Assignee: EPISTAR CORPORATIONInventor: Chao-Hsing Chen
-
Patent number: 9034693Abstract: A method of manufacturing an integrated circuit package includes: forming a substrate including: forming a core layer, and forming vias in the core layer; forming a conductive layer having a predetermined thickness on the core layer and having substantially twice the predetermined thickness in the vias; and forming connections between an integrated circuit die and the conductive layer.Type: GrantFiled: September 28, 2011Date of Patent: May 19, 2015Assignee: ST ASSEMBLY TEST SERVICES LTD.Inventors: Il Kwon Shim, Kwee Lan Tan, Jian Jun Li, Dario S. Filoteo, Jr.
-
Patent number: 9029183Abstract: Methods and apparatus for packaging a backside illuminated (BSI) image sensor or a BSI sensor device with an application specific integrated circuit (ASIC) are disclosed. A bond pad array may be formed in a bond pad area of a BSI sensor where the bond pad array comprises a plurality of bond pads electrically interconnected, wherein each bond pad of the bond pad array is of a small size which can reduce the dishing effect of a big bond pad. The plurality of bond pads of a bond pad array may be interconnected at the same layer of the pad or at a different metal layer. The BSI sensor may be bonded to an ASIC in a face-to-face fashion where the bond pad arrays are aligned and bonded together.Type: GrantFiled: March 11, 2014Date of Patent: May 12, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Szu-Ying Chen, Tzu-Jui Wang, Dun-Nian Yaung, Jen-Cheng Liu
-
Patent number: 9030030Abstract: A semiconductor device has a flipchip or PoP semiconductor die mounted to a die attach area interior to a substrate. The substrate has a contact pad area around the die attach area and flow control area between the die attach area and contact pad area. A first channel is formed in a surface of the substrate within the flow control area. The first channel extends around a periphery of the die attach area. A first dam material is formed adjacent to the first channel within the flow control area. An underfill material is deposited between the die and substrate. The first channel and first dam material control outward flow of the underfill material to prevent excess underfill material from covering the contact pad area. A second channel can be formed adjacent to the first dam material. A second dam material can be formed adjacent to the first channel.Type: GrantFiled: February 6, 2013Date of Patent: May 12, 2015Assignee: STATS ChipPAC, Ltd.Inventors: KyungHoon Lee, KiYoun Jang, JoonDong Kim
-
Publication number: 20150123281Abstract: A semiconductor package substrate includes an insulating substrate; a circuit pattern on the insulating substrate; a protective layer on the insulating substrate, the protective layer covering the circuit pattern on the insulating substrate; a pad on the protective layer; and an adhesive member on the protective layer, wherein the pad includes a first pad buried in the protective layer, and a second pad on the first pad, the second pad protruding over the protective layer.Type: ApplicationFiled: May 24, 2013Publication date: May 7, 2015Inventors: Sung Wuk Ryu, Dong Sun Kim, Seung Yul Shin
-
Patent number: 9023675Abstract: A process for encapsulating a microelectronic device, comprising the following steps: make the microelectronic device on a first substrate; make one portion of a first material not permeable to the ambient atmosphere and permeable to a noble gas in a second substrate comprising a second material not permeable to the ambient atmosphere and the noble gas; secure the second substrate to the first substrate, forming at least one cavity inside which the microelectronic device is encapsulated such that said portion of the first material forms part of a wall of the cavity; inject the noble gas into the cavity through the portion of the first material; hermetically seal the cavity towards the ambient atmosphere and the noble gas.Type: GrantFiled: April 29, 2014Date of Patent: May 5, 2015Assignee: Commissariat à l'énergie atomique et aux énergies alternativesInventor: Stephane Nicolas
-
Publication number: 20150118798Abstract: A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip arranged on a substrate. The solid molding resin may include powdered molding resin or sheet-type molding resin. In a case where liquid molding resin is coated on the top surface of the semiconductor chip, the substrate is mounted between a lower molding and an upper molding, and then melted molding resin is filled in a space between the lower molding and the upper molding. In a case where the solid molding resin is disposed on the top surface of the semiconductor chip, the substrate is mounted on a lower mold and then the solid molding resin is heated and melts into liquid molding resin having flowability. An upper mold is mounted on the lower mold, and melted molding resin is filled in a space between the lower molding and the upper molding.Type: ApplicationFiled: January 6, 2015Publication date: April 30, 2015Inventors: Jun-young Ko, Jae-yong Park, Heui-seog Kim, Ho-geon Song
-
Publication number: 20150115444Abstract: According to various embodiments, a wafer arrangement may be provided, the wafer arrangement may include: a wafer including at least one electronic component having at least one electronic contact exposed on a surface of the wafer; an adhesive layer structure disposed over the surface of the wafer, the adhesive layer structure covering the at least one electronic contact; and a carrier adhered to the wafer via the adhesive layer structure, wherein the carrier may include a contact structure at a surface of the carrier aligned with the at least one electronic contact so that by pressing the wafer in direction of the carrier, the contact structure can be brought into electrical contact with the at least one electronic contact of the at least one electronic component.Type: ApplicationFiled: October 28, 2013Publication date: April 30, 2015Applicant: Infineon Technologies Dresden GmbHInventors: Peter Brockhaus, Uwe Koeckritz
-
Publication number: 20150115451Abstract: A semiconductor device package that incorporates a combination of ceramic, organic, and metallic materials that are coupled using silver is provided. The silver is applied in the form of fine particles under pressure and a low temperature. After application, the silver forms a solid that has a typical melting point of silver, and therefore the finished package can withstand temperatures significantly higher than the manufacturing temperature. Further, since the silver is an interfacial material between the various combined materials, the effect of differing material properties between ceramic, organic, and metallic components, such as coefficient of thermal expansion, is reduced due to low temperature of bonding and the ductility of the silver.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: LAKSHMINARAYAN VISWANATHAN
-
Patent number: 9018043Abstract: A method for encapsulating at least one micro-device, comprising at least the following steps: bonding a face of a first substrate comprising at least one material impermeable to noble gases, in contact with a second substrate comprising glass and with a thickness of about 300 ?m or more; etching at least one cavity through the second substrate such that side walls of the cavity are at least partly formed by remaining portions of the second substrate and that an upper wall of the cavity is formed by part of said face of the first substrate; anodic bonding of the remaining portions of the second substrate in contact with a third substrate in which the micro-device is formed, such that the micro-device is encapsulated in the cavity.Type: GrantFiled: March 6, 2014Date of Patent: April 28, 2015Assignee: Commissariat a l'energie atomique et aux energies alternativesInventor: Stephane Nicolas
-
Patent number: 9018042Abstract: In order to provide a novel method for producing a chip having a water-repellent obverse surface and a hydrophilic reverse surface, the characteristic of the present disclosure lies in that the obverse surface of the chip having a hydroxyl group is brought into contact with an organic solvent in which R1—Si(OR2)3 or R1—SiY3 is dissolved in a second hydrophobic solvent, while the reverse surface of the chip is protected by the water film, so as to form a water-repellent film on the obverse surface of the chip.Type: GrantFiled: November 26, 2013Date of Patent: April 28, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Hidekazu Arase, Tomoyuki Komori
-
Patent number: 9018041Abstract: An example embodiment relates to a semiconductor package. The semiconductor package includes a first substrate including a first pad, a second substrate upwardly spaced apart from the first substrate and including a second pad opposite to the first pad. At least one electrode is coupled between the first pad and the second pad. The semiconductor package includes a guide ring formed at a periphery of the electrode between the first substrate and the second substrate.Type: GrantFiled: October 28, 2013Date of Patent: April 28, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Han-shin Youn, Yonghwan Kwon, YoungHoon Ro, Woojae Kim, Sungwoo Park
-
Patent number: 9018730Abstract: A galvanic-isolated coupling of circuit portions is accomplished on the basis of a stacked chip configuration. The semiconductor chips thus can be fabricated on the basis of any appropriate process technology, thereby incorporating one or more coupling elements, such as primary or secondary coils of a micro transformer, wherein the final characteristics of the micro transformer are adjusted during the wafer bond process.Type: GrantFiled: April 3, 2012Date of Patent: April 28, 2015Assignee: STMicroelectronics S.r.l.Inventors: Crocifisso Marco Antonio Renna, Antonino Scuderi, Carlo Magro, Nunzio Spina, Egidio Ragonese, Barbaro Marano, Giuseppe Palmisano
-
Publication number: 20150111343Abstract: An electronic component includes an electrically conductive carrier. The electrically conductive carrier includes a carrier surface and a semiconductor chip includes a chip surface. One or both of the carrier surface and the chip surface include a non-planar structure. The chip is attached to the carrier with the chip surface facing towards the carrier surface so that a gap is provided between the chip surface and the carrier surface due to the non-planar structure of one or both of the carrier surface and the first chip surface. The electronic component further includes a first galvanically deposited metallic layer situated in the gap.Type: ApplicationFiled: December 23, 2014Publication date: April 23, 2015Inventors: Joachim Mahler, Manfred Mengel, Khalil Hosseini, Klaus Schmidt, Franz-Peter Kalz
-
Patent number: 9012266Abstract: A method comprises forming semiconductor flip chip interconnects having electrical connecting pads and electrically conductive posts terminating in distal ends operatively associated with the pads. We solder bump the distal ends by injection molding, mask the posts on the pads with a mask having a plurality of through hole reservoirs and align the reservoirs in the mask to be substantially concentric with the distal ends. Injecting liquid solder into the reservoirs and allowing it to cool provides solidified solder on the distal ends, which after mask removal produces a solder bumped substrate which we position on a wafer to leave a gap between the wafer and the substrate. The wafer has electrically conductive sites on the surface for soldering to the posts. Abutting the sites and the solder bumped posts followed by heating joins the wafer and substrate. The gap is optionally filled with a material comprising an underfill.Type: GrantFiled: September 8, 2014Date of Patent: April 21, 2015Assignee: International Business Machines CorporationInventors: Jae-Woong Nah, Da-Yuan Shih
-
Patent number: 9011629Abstract: An adhesive for electronic components, including a curable compound, a curing agent, and an inorganic filler, wherein A1 and A2/A1 fall within a range surrounded by solid lines and a dashed line in Fig. 1A wherein a viscosity at 5 rpm measured at 25° C. using an E type viscometer is A1 (Pa·s) and a viscosity at 0.5 rpm measured at 25° C. using an E type viscometer is A2 (Pa·s), the range including values on the solid lines but not including values on the dashed line, and a blending amount of the curing agent is 5 to 150 parts by weight and a blending amount of the inorganic filler is 60 to 400 parts by weight based on 100 parts by weight of the curable compound.Type: GrantFiled: March 8, 2012Date of Patent: April 21, 2015Assignee: Sekisui Chemical Co., Ltd.Inventors: Carl Alvin Dilao, Akinobu Hayakawa, Shujiro Sadanaga, Munehiro Hatai
-
Patent number: 9006036Abstract: To provide a semiconductor device having an improved quality. The semiconductor device of the invention has a tape substrate having a semiconductor chip thereon, a plurality of land pads placed around the semiconductor chip, a plurality of wires for electrically coupling the electrode pad of the semiconductor chip to the land pad, and a plurality of terminal portions provided on the lower surface of the tape substrate. An average distance between local peaks of the surface roughness of a first region between the land pad of the tape substrate and the semiconductor chip is smaller than an average distance of local peaks of the surface roughness of a second region between the land pad of the tape substrate and the first region.Type: GrantFiled: September 18, 2013Date of Patent: April 14, 2015Assignee: Renesas Electronics CorporationInventors: Tomoko Higashino, Yuichi Morinaga, Kazuya Tsuboi, Tamaki Wada
-
Patent number: 9006029Abstract: According to one embodiment, a method is disclosed for manufacturing a semiconductor device including a semiconductor chip having electrode pads formed on a first major surface and a bonding layer provided on a second major surface, and a substrate having the semiconductor chip mounted on the substrate. The manufacturing method can include applying a fillet-forming material to a portion contacting an outer edge of the second major surface of the semiconductor chip on a front face of the substrate. The method can include bonding the second major surface of the semiconductor chip to the substrate via the bonding layer.Type: GrantFiled: March 21, 2011Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yukio Katamura, Yasuo Tane, Atsushi Yoshimura, Fumihiro Iwami
-
Patent number: 8999759Abstract: A method for fabricating a packaging structure having an embedded semiconductor element includes: providing a substrate having opposite first and second surfaces and at least an opening penetrating the first and second surfaces; forming a first metallic frame around the periphery of the opening on the first surface; forming at least an opening inside the first metallic frame by laser ablation; disposing a semiconductor chip in the opening; forming a first dielectric layer on the first and second surfaces and the chip; forming a first wiring layer on the first dielectric layer of the first surface; and forming a first built-up structure on the first dielectric layer and the first wiring layer of the first surface. A shape of the opening is precisely controlled through the first metallic frame around the periphery of the predefined opening region, thereby allowing the chip to be precisely embedded in the substrate.Type: GrantFiled: May 23, 2013Date of Patent: April 7, 2015Assignee: Unimicron Technology CorporationInventor: Kan-Jung Chia
-
Patent number: 9000512Abstract: An assembler receives a circuit device and a mass of conductive material such as a diode, metal material, etc. The assembler bonds a first facing of a circuit device to a substrate. Adjacent to the circuit device, the assembler bonds a first facing of the mass of conductive material to the substrate. The assembler applies an overmold layer of insulation material over the substrate adjacent the circuit device and the mass of conductive material. Subsequent to applying the overmold layer of insulation material, the assembler provides a conductive link between a second facing of the circuit device and a second facing of the mass of conductive material.Type: GrantFiled: February 28, 2013Date of Patent: April 7, 2015Assignee: International Rectifier CorporationInventors: Florian Bieck, Robert J. Montgomery
-
Patent number: 9000590Abstract: A semiconductor package includes terminals extending from a bottom surface of the semiconductor package, and a layer of interconnection routings disposed within the semiconductor package. Each terminal includes a first plated section, a second plated section, and a portion of a sheet carrier from which the semiconductor package is built upon, wherein the portion is coupled between the first and second plated sections. Each interconnection routing is electrically coupled with a terminal and can extend planarly therefrom. The semiconductor package also includes at least one die coupled with the layer of interconnection routings. In some embodiments, the semiconductor package also includes at least one intermediary layer, each including a via layer and an associated routing layer. The semiconductor package includes a locking mechanism for fastening a package compound with the interconnection routings and the terminals.Type: GrantFiled: March 27, 2013Date of Patent: April 7, 2015Assignee: UTAC Thai LimitedInventors: Saravuth Sirinorakul, Suebphong Yenrudee
-
Patent number: 8999757Abstract: A method for the manufacture of a package encasing a Micro-Electro-Mechanical Systems (MEMS) device provides a cover having a lid and sidewalls with a port extending through the lid. A first base component is bonded to the sidewalls defining an internal cavity. This first base component further includes an aperture extending therethrough. The MEMS device is inserted through the aperture and bonded said to the lid with the MEMS device at least partially overlapping the port. Assembly is completed by bonding a second base component to the first base component to seal the aperture. The package so formed has a cover with a lid, sidewalls and a port extending through the lid. A MEMS device is bonded to the lid and electrically interconnected to electrically conductive features disposed on the first base component. A second base component is bonded to the first base component spanning the aperture.Type: GrantFiled: March 4, 2013Date of Patent: April 7, 2015Assignee: Unisem (M) BerhadInventors: Rob Protheroe, Alan Evans, Timothy Leung, Ming Xiang Tang, JunHua Guan
-
Patent number: 8999743Abstract: A solar cell module is manufactured by forming silicone coating films (2, 2) on panels (1a, 1b), placing a solar cell matrix (3) on the silicone coating film on panel (1a), providing a seal member (4) consisting of a base seal member (4a) of butyl rubber and protrusive seal segments (4b) of butyl rubber on a peripheral region of panel (1a), mating the two panels together such that the seal member (4) may abut against a peripheral region of panel (1b), and the solar cell matrix (3) may be sandwiched between the silicone coating films (2), and compressing and heating the mated panels (1a, 1b) in vacuum for establishing a seal around the solar cell matrix (3).Type: GrantFiled: July 1, 2014Date of Patent: April 7, 2015Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Tomoyoshi Furihata, Hiroto Ohwada, Naoki Yamakawa, Masahiro Hinata
-
Publication number: 20150091152Abstract: Disclosed herein are an external connection terminal, a semiconductor package having the external connection terminal, and a method of manufacturing the same. The external connection terminal includes an internal insulating material, an external insulating material formed to enclose the internal insulating material, and metal lines formed between the internal insulating material and the external insulating material.Type: ApplicationFiled: September 19, 2014Publication date: April 2, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Eun Jung JO, Chang Seob HONG, Kyu Hwan OH, Kang Hyun LEE
-
Patent number: 8993381Abstract: A method for forming a thin semiconductor device is disclosed. In one embodiment, a lead frame is provided over a carrier. At least one semiconductor chip is provided on the lead frame and the at least one semiconductor chip is enclosed with an encapsulating material. The thickness of the at least one semiconductor chip and the encapsulating material are reduced. At least one through connection is formed in the encapsulating material and at least one electrical contact element is formed over the at least one semiconductor chip and the at least one through connection.Type: GrantFiled: April 4, 2014Date of Patent: March 31, 2015Assignee: Infineon Technologies AGInventor: Khalil Hosseini
-
Publication number: 20150084181Abstract: A structure includes a thermal interface material, and a Perforated Foil Sheet (PFS) including through-openings therein, with a first portion of the PFS embedded in the thermal interface material. An upper layer of the thermal interface material is overlying the PFS, and a lower layer of thermal interface material is underlying the PFS. The thermal interface material fills through-openings in the PFS.Type: ApplicationFiled: December 3, 2014Publication date: March 26, 2015Inventor: Wensen Hung
-
Publication number: 20150084207Abstract: A package structure includes a dielectric layer, at least one semiconductor device attached to the dielectric layer, one or more dielectric sheets applied to the dielectric layer and about the semiconductor device(s) to embed the semiconductor device(s) therein, and a plurality of vias formed to the semiconductor device(s) that are formed in at least one of the dielectric layer and the one or more dielectric sheets. The package structure also includes metal interconnects formed in the vias and on one or more outward facing surfaces of the package structure to form electrical interconnections to the semiconductor device(s). The dielectric layer is composed of a material that does not flow during a lamination process and each of the one or more dielectric sheets is composed of a curable material configured to melt and flow when cured during the lamination process so as to fill-in any air gaps around the semiconductor device(s).Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Applicant: General Electric CompanyInventors: Shakti Singh Chauhan, Paul Alan McConnelee, Arun Virupaksha Gowda
-
Patent number: 8987055Abstract: Provided is a method for packaging a low-k chip, comprising: attaching onto a carrier wafer a layer of temporary strippable film; arranging inversely a chip (2-1) onto the carrier wafer via the temporary strippable film; attaching thin film layer I (2-4) onto the carrier wafer for packaging; bonding a support wafer (2-5) onto the thin film layer I (2-4) and solidifying; forming a reconstructed wafer consisting of the chip (2-1), thin film layer I (2-4), and the support wafer; detaching the reconstructed wafer from the carrier wafer; completing a rewired metal wiring (2-6) on thin film layer I (2-4); forming a metal column (2-7) at an end of the rewired metal wiring (2-6); attaching thin film layer II (2-8) onto a surface of the metal column (2-7), packaging, and solidifying; coating a metal layer (2-9) on the top of the metal column (2-7), forming BGA solder balls (2-10) on the metal layer (2-9) by means of printing or ball planting; and finally slicing into individual BGA packages the reconstructed wafer havType: GrantFiled: October 21, 2011Date of Patent: March 24, 2015Assignee: Jiangyin Changdian Advanced Packaging Co., LtdInventors: Li Zhang, Zhiming Lai, Dong Chen, Jinhui Chen
-
Patent number: 8987052Abstract: Sub-micron precision alignment between two microelectronic components can be achieved by applying energy to incite an exothermic reaction in alternating thin film reactive layers between the two microelectronic components. Such a reaction rapidly distributes localized heat to melt a solder layer and form a joint without significant shifting of components.Type: GrantFiled: January 31, 2013Date of Patent: March 24, 2015Assignee: Seagate Technology LLCInventor: Ralph Kevin Smith
-
Patent number: 8987059Abstract: A microelectromechanical system (MEMS) device may include a MEMS structure over a first substrate. The MEMS structure comprises a movable element. Depositing a first conductive material over the first substrate and etching trenches in a second substrate. Filling the trenches with a second conductive material and depositing a third conductive material over the second conductive material and the second substrate. Bonding the first substrate and the second substrate and thinning a backside of the second substrate which exposes the second conductive material in the trenches.Type: GrantFiled: August 9, 2012Date of Patent: March 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kai-Chih Liang, Chia-Hua Chu, Te-Hao Lee, Jiou-Kang Lee, Chung-Hsien Lin
-
Publication number: 20150076670Abstract: A chip package structure and a manufacturing method thereof are provided. The chip package structure includes a substrate, a chip, a plurality of wires, a film layer, a carrier, and an encapsulant. The substrate has an upper surface and a lower surface. The chip is mounted on the upper surface of the substrate. The wires are electrically connected to the chip and the substrate respectively. The film layer is attached to the substrate and entirely encapsulates the chip and the wires. The carrier is adhered on the film layer. The encapsulant is disposed on the upper surface of the substrate, wherein the encapsulant has an electro-magnetic shielding filler. The encapsulant at least partially encapsulates the carrier and the film layer, and the encapsulant covers the chip and the wires.Type: ApplicationFiled: April 18, 2014Publication date: March 19, 2015Applicant: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Publication number: 20150076545Abstract: There is provided a method for manufacturing an electronic component package. The method includes the steps: (i) disposing a metal pattern layer on an adhesive carrier; (ii) placing at least one kind of electronic component on the adhesive carrier, the placed electronic component being not overlapped with respect to the metal pattern layer; (iii) forming a sealing resin layer on the adhesive carrier, and thereby producing a precursor of the electronic component package; (iv) peeling off the adhesive carrier of the precursor, whereby the metal pattern layer and an electrode of the electronic component are exposed at the surface of the sealing resin layer; and (v) forming a metal plating layer such that the metal plating layer is in contact with the exposed surface of the metal pattern layer and the exposed surface of the electrode of the electronic component.Type: ApplicationFiled: August 2, 2013Publication date: March 19, 2015Applicant: Panasonic Intellectual Property Management Co., LtInventors: Seiichi Nakatani, Yoshihisa Yamashita, Koji Kawakita, Susumu Sawada
-
Publication number: 20150069626Abstract: A chip package is formed of a complex substrate and a chip. The complex substrate includes a core plate, a thermally-conductive insulated layer, and a through hole running through the core plate and the thermally-conductive insulated layer. The core plate is fixed to the core plate and buried into the thermally-conductive insulated layer. An upper electrode of the chip is connected with a first circuit layer. The first circuit layer is disposed on a top side of the thermally-conductive insulated layer, into the through hole, and on a lower surface of the core plate. A lower electrode of the chip is connected with a second circuit layer. The second circuit layer is disposed on the lower surface of the core plate. In light of the structure, the chip package has a simplified manufacturing process and reduces the production cost and the package size.Type: ApplicationFiled: October 29, 2013Publication date: March 12, 2015Applicant: LINGSEN PRECISION INDUSTRIES, LTD.Inventor: Wei-Jen CHEN
-
Publication number: 20150072477Abstract: An adhesive sheet for production of a semiconductor device with bump electrode, including a soft film and an alkali-soluble adhesive film formed on the soft film is capable of exposing the bump electrode without imparting damage to the bump electrode, and then wet etching of an adhesive on bump tops using an aqueous alkali solution makes it possible to put into a state where no adhesive exists on the bump tops, thus enabling the production of a semiconductor device which is excellent in connection reliability after flip chip packaging.Type: ApplicationFiled: May 21, 2013Publication date: March 12, 2015Applicant: TORAY INDUSTRIES, INC.Inventors: Kazuyuki Matsumura, Koichi Fujimaru, Toshihisa Nonaka
-
Patent number: 8975117Abstract: A method includes providing a semiconductor chip having a first main surface and a second main surface. A semiconductor chip is placed on a carrier with the first main surface of the semiconductor chip facing the carrier. A first layer of solder material is provided between the first main surface and the carrier. A contact clip including a first contact area is placed on the semiconductor chip with the first contact area facing the second main surface of the semiconductor chip. A second layer of solder material is provided between the first contact area and the second main surface. Thereafter, heat is applied to the first and second layers of solder material to form diffusion solder bonds between the carrier, the semiconductor chip and the contact clip.Type: GrantFiled: February 8, 2012Date of Patent: March 10, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Fong Lim, Abdul Rahman Mohamed, Chooi Mei Chong, Ida Fischbach, Xaver Schloegel, Juergen Schredl, Josef Hoeglauer
-
Patent number: 8975739Abstract: The invention provides an electronic device package and method for manufacturing thereof. The electronic device package includes a substrate, an electronic chip, a bonding pad, a first passivation layer, a conductive layer, a second passivation layer, and a solder ball. The conductive layer has a first side end and a second side end, and the solder ball is positioned on the first side end of the conductive layer. The second passivation layer contacts with both the upper surface and the sidewall of the second side end of the conductive layer, and the first passivation layer contacts with the lower surface of the second side end of the conductive layer, so as to completely encapsulate the second end of the conductive layer. The electronic device package accordingly prevents the moisture penetration and to enhance the reliability of the electronic device.Type: GrantFiled: January 10, 2014Date of Patent: March 10, 2015Assignee: Xintec Inc.Inventor: Ming-Chung Chung
-
Patent number: 8975116Abstract: An electronic unit is produced including at least one electronic component at least partially embedded in an insulating material. A film assembly is provided with at least one conductive layer and a carrier layer. The conductive layer includes openings in the form of holes for receiving bumps, which are connected to contact surfaces of the at least one electronic component. The at least one component is placed on the film assembly such that the bumps engage with the openings of the conductive layer. The at least one component is partially embedded from the side opposite of the bumps into a dielectric layer. The carrier layer of the film assembly is removed such that the surface of the bumps is exposed. A metallization layer is then deposited on the side of the remaining conductive layer having the exposed bumps and so as to produce conductor tracks that overlap with the bumps.Type: GrantFiled: December 14, 2010Date of Patent: March 10, 2015Assignees: Technische Universität Berlin, Fraunhofer-Gesellschaft zur Foerderung der angewandt Forschung e.V.Inventors: Andreas Ostmann, Dionysios Manessis, Lars Böttcher, Stefan Karaszkiewicz
-
Patent number: 8975176Abstract: The amount of gold required for bonding a semiconductor die to an electronic package is reduced by using a sheet preform tack welded to the package prior to mounting the die. The preform, only slightly larger than a semiconductor die to be attached to the package, is placed in the die bond location and tack welded to the package at two spaced locations.Type: GrantFiled: March 12, 2014Date of Patent: March 10, 2015Assignee: Materion CorporationInventor: Ramesh Kothandapani
-
Patent number: 8974626Abstract: A method of manufacturing a micro structure, includes the steps of: preparing separate first and second substrates, the first substrate having a first surface on which a first structural body having a first height and a second structural body having a second height greater than the first height of the first structural body are arranged, the second substrate having a second surface; then placing the first and second substrates to cause the first and second surfaces to face each other across the first and second structural bodies; and then bonding the first and second substrates to each other while compressing the second structural body in a height direction thereof between the first and second surfaces to cause the second structural body to have a height defined by the first structural body.Type: GrantFiled: March 22, 2011Date of Patent: March 10, 2015Assignee: FUJIFILM CorporationInventors: Takamichi Fujii, Akihiro Mukaiyama
-
Publication number: 20150064847Abstract: The present invention aims to provide a method for producing a semiconductor device, the method being capable of achieving high reliability by suppressing voids. The present invention also aims to provide a flip-chip mounting adhesive for use in the method for producing a semiconductor device. The present invention relates to a method for producing a semiconductor device, including: step 1 of positioning a semiconductor chip on a substrate via an adhesive, the semiconductor chip including bump electrodes each having an end made of solder; step 2 of heating the semiconductor chip at a temperature of the melting point of the solder or higher to solder and bond the bump electrodes of the semiconductor chip to an electrode portion of the substrate, and concurrently to temporarily attach the adhesive; and step 3 of removing voids by heating the adhesive under a pressurized atmosphere, wherein the adhesive has an activation energy ?E of 100 kJ/mol or less, a reaction rate of 20% or less at 2 seconds at 260° C.Type: ApplicationFiled: August 5, 2013Publication date: March 5, 2015Inventors: Sayaka Wakioka, Hiroaki Nakagawa, Yoshio Nishimura, Shujiro Sadanaga
-
Publication number: 20150062248Abstract: A method is provided for bonding a chip to a substrate, the method comprising the steps of providing a chip, providing a substrate, providing a recess in one of the chip and the substrate, arranging the chip and the substrate in contact with each other thereby forming a predetermined contact area and at least partly covering the recess by the other one of the chip and the substrate, and providing an amount of liquid adhesive in the recess for providing a bonding layer.Type: ApplicationFiled: November 10, 2014Publication date: March 5, 2015Applicant: OCE-TECHNOLOGIES B.V.Inventor: Norbert H. W. LAMERS
-
Patent number: 8966748Abstract: The invention relates to a method for manufacturing an arrangement with a component on a carrier substrate, wherein the method encompasses the following steps: Manufacturing spacer elements on the rear side of a cover substrate, arranging a component on a cover surface of a carrier substrate, and arranging the spacer elements formed on the carrier substrate so as to situate the component in the at least one hollow space and close the latter. In addition, the invention relates to an arrangement, a method for manufacturing a semi-finished product for a component arrangement, as well as a semi-finished product for a component arrangement.Type: GrantFiled: September 24, 2010Date of Patent: March 3, 2015Assignee: MSG Lithoglas AGInventors: Jürgen Leib, Simon Maus, Ulli Hansen
-
Patent number: 8969137Abstract: Embodiments described herein relate to a method of manufacturing a packaged circuit having a solder flow-impeding plug on a lead frame. The method includes partially etching an internal surface of a lead frame at dividing lines between future sections of the lead frame as first partial etch forming a trench. A non-conductive material that is adhesive to the lead frame is applied in the trench, such that the non-conductive material extends across the trench to form the solder flow-impeding plug. One or more components are attached to the internal surface of the lead frame and encapsulated. An external surface of the lead frame is etched at the dividing lines to disconnect different sections of lead frame as a second partial etch.Type: GrantFiled: December 17, 2012Date of Patent: March 3, 2015Assignee: Intersil Americas LLCInventors: Randolph Cruz, Loyde M. Carpenter, Jr.
-
Publication number: 20150056753Abstract: A die has interconnect pads on an interconnect side near an interconnect edge and has at least a portion of the interconnect side covered by a conformal dielectric coating, in which an interconnect trace over the dielectric coating forms a high interface angle with the surface of the dielectric coating. Because the traces have a high interface angle, a tendency for the interconnect materials to “bleed” laterally is mitigated and contact or overlap of adjacent traces is avoided. The interconnect trace includes a curable electrically conductive interconnect material; that is, it includes a material that can be applied in a flowable form, and thereafter cured or allowed to cure to form the conductive traces. Also, a method includes, prior to forming the traces, subjecting the surface of the conformal dielectric coating with a CF4 plasma treatment.Type: ApplicationFiled: September 8, 2014Publication date: February 26, 2015Applicant: INVENSAS CORPORATIONInventors: Keith Lake Barrie, Suzette K. Pangrle, Grant Villavicencio, Jeffrey S. Leal
-
Patent number: 8959756Abstract: A method of manufacturing a core substrate having an electronic component, including providing a core substrate having a first surface and a second surface on an opposite side of the first surface, forming a through hole extending from the first surface to the second surface in the core substrate, attaching an adhesive tape to the second surface of the core substrate such that the through hole formed in the core substrate is closed on the second surface, attaching an electronic component to the adhesive tape inside the through hole, filling the through hole with a filler, and removing the adhesive tape from the second surface of the core substrate.Type: GrantFiled: November 19, 2008Date of Patent: February 24, 2015Assignee: IBIDEN Co., Ltd.Inventors: Hajime Sakamoto, Dongdong Wang
-
Patent number: 8962389Abstract: Embodiments of microelectronic packages and methods for fabricating microelectronic packages are provided. In one embodiment, the fabrication method includes printing a patterned die attach material onto the backside of a wafer including an array of non-singulated microelectronic die each having an interior keep-out area, such as a central keep-out area. The die attach material, such as a B-stage epoxy, is printed onto the wafer in a predetermined pattern such that the die attach material does not encroaching into the interior keep-out areas. The wafer is singulated to produce singulated microelectronic die each including a layer of die attach material. The singulated microelectronic die are then placed onto leadframes or other package substrates with the die attach material contacting the package substrates. The layer of die attach material is then fully cured to adhere an outer peripheral portion of the singulated microelectronic die to its package substrate.Type: GrantFiled: May 30, 2013Date of Patent: February 24, 2015Assignee: Freescale Semiconductor, Inc.Inventors: William C. Stermer, Jr., Philip H. Bowles, Alan J. Magnus
-
Patent number: 8962388Abstract: A printed circuit board assembly and method of assembly in which underfill is placed between a chip and substrate to support the chip. A trench is formed in the upper layer of the printed circuit board to limit the flow of the underfill and in particular to limit the underfill from contact with adjacent components so that the underfill does not interfere with adjacent components on the printed circuit board assembly.Type: GrantFiled: November 9, 2011Date of Patent: February 24, 2015Assignee: Cisco Technology, Inc.Inventors: Mohan R. Nagar, Kuo-Chuan Liu, Mudasir Ahmad, Bangalore J. Shanker, Jie Xue