Making Device Array And Selectively Interconnecting Patents (Class 438/128)
-
Patent number: 9024288Abstract: Embodiments of the present invention provide an array substrate, a manufacturing method thereof and a display device. The manufacturing method of an array substrate, comprising: forming a gate electrode on a base substrate by a first patterning process, and then depositing a gate insulating layer on the base substrate on which the gate electrode is formed; forming source and drain electrodes on the base substrate obtained after the above step, by a second patterning process; forming an active layer formed of a graphene layer, and a protective layer disposed on the active layer, on the base substrate obtained after the above steps, by a third patterning process; and forming a planarizing layer on the base substrate, obtained after the above steps, by a fourth patterning process, in which the planarizing layer is provided with a through hole through which the source or drain electrode is exposed.Type: GrantFiled: September 30, 2013Date of Patent: May 5, 2015Assignee: BOE Technology Group Co., Ltd.Inventor: Tuo Sun
-
Patent number: 9018694Abstract: Methods and systems are disclosed for gate dimension control in multi-gate structures for integrated circuit devices. Processing steps for formation of one or more subsequent gate structures are adjusted based upon dimensions determined for one or more previously formed gate structures. In this way, one or more features of the resulting multi-gate structures can be controlled with greater accuracy, and variations between a plurality of multi-gate structures can be reduced. Example multi-gate features and/or dimensions that can be controlled include overall gate length, overlap of gate structures, and/or any other desired features and/or dimensions of the multi-gate structures. Example multi-gate structures include multi-gate NVM (non-volatile memory) cells for NVM systems, such as for example, split-gate NVM cells having select gates (SGs) and control gates (CGs).Type: GrantFiled: June 12, 2014Date of Patent: April 28, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Sung-Taeg Kang, ShanShan Du
-
Patent number: 9018046Abstract: An area efficient distributed device for integrated voltage regulators comprising at least one filler cell coupled between a pair of PADS on I/O rail of a chip and at least one additional filler cell having small size portion of said device is coupled to said I/O rails for distributing portions of said device on the periphery of said chip. The device is coupled as small size portion on the lower portion of said second filler cell for distributing said device on the periphery of said chip and providing maximal area utilization.Type: GrantFiled: March 15, 2013Date of Patent: April 28, 2015Assignees: STMicroelectronics International N.V., STMicroelectronics S.r.l.Inventors: Joshipura Jwalant, Nitin Bansal, Amit Katyal, Massimiliano Picca
-
Patent number: 9012318Abstract: Methods and compositions for etching polysilicon including aqueous compositions containing nitric acid and ammonium fluoride, and apparatus formed thereby.Type: GrantFiled: September 21, 2012Date of Patent: April 21, 2015Assignee: Micron Technology, Inc.Inventors: Jerome A. Imonigie, Prashant Raghu
-
Patent number: 9012918Abstract: The threshold voltage is shifted in a negative or positive direction in some cases by an unspecified factor in a manufacturing process of the thin film transistor. If the amount of shift from 0 V is large, driving voltage is increased, which results in an increase in power consumption of a semiconductor device. Thus, a resin layer having good flatness is formed as a first protective insulating film covering the oxide semiconductor layer, and then a second protective insulating film is formed by a sputtering method or a plasma CVD method under a low power condition over the resin layer. Further, in order to adjust the threshold voltage to a desired value, gate electrodes are provided over and below an oxide semiconductor layer.Type: GrantFiled: March 24, 2010Date of Patent: April 21, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takayuki Abe, Hideaki Shishido
-
Patent number: 9012915Abstract: An organic light-emitting display apparatus includes a buffer layer that is on a substrate and includes nanoparticles including nickel (Ni), a pixel electrode on the buffer layer, an organic emission layer on the pixel electrode, and an opposite electrode on the organic emission layer. A method of manufacturing the organic light-emitting display apparatus is provided.Type: GrantFiled: July 11, 2012Date of Patent: April 21, 2015Assignee: Samsung Display Co., Ltd.Inventors: Jae-Hwan Oh, Yeoung-Jin Chang, Seong-Hyun Jin, Won-Kyu Lee, Jae-Beom Choi
-
Patent number: 9012270Abstract: Methods for forming a DSA pre-patterned semiconductor transistor layout and the resulting devices are disclosed. Embodiments may include forming a pre-patterned transistor layout by directed self-assembly (DSA), forming a metal layer over the DSA pre-patterned transistor layout, including: forming a plurality of horizontal metal lines; and forming a plurality of vertical metal segments discontinuous from and between adjacent horizontal metal lines; and forming one or more bridging dots each connecting one of the plurality of horizontal metal lines to one of the plurality of vertical metal segments, wherein locations of the bridging dots determine logic functions of resulting transistor cells.Type: GrantFiled: March 15, 2013Date of Patent: April 21, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Ji Xu, Vito Dai
-
Patent number: 9012905Abstract: A transistor including an oxide semiconductor with favorable electric characteristics and a manufacturing method thereof are provided. A semiconductor device includes a transistor. The transistor includes an oxide semiconductor film over a base insulating film, a gate electrode overlapping with the oxide semiconductor film with a gate insulating film interposed therebetween, and a pair of electrodes in contact with the oxide semiconductor film and serving as a source electrode and a drain electrode. The base insulating film includes a first oxide insulating film partly in contact with the oxide semiconductor film and a second oxide insulating film in the periphery of the first oxide insulating film. An end portion of the oxide semiconductor film which crosses the channel width direction of the transistor is located over the second oxide insulating film.Type: GrantFiled: March 22, 2012Date of Patent: April 21, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8999750Abstract: A semiconductor device includes an oxide semiconductor layer provided over a substrate having an insulating surface; a gate insulating film covering the oxide semiconductor layer; a first conductive layer and a second conductive layer laminated in this order over the gate insulating film; an insulating film covering the oxide semiconductor layer and a gate wiring including a gate electrode (the first and second conductive layers); and a third conductive layer and a fourth conductive layer laminated in this order over the insulating film and electrically connected to the oxide semiconductor layer. The gate electrode is formed using the first conductive layer. The gate wiring is formed using the first conductive layer and the second conductive layer. A source electrode is formed using the third conductive layer. A source wiring is formed using the third conductive layer and the fourth conductive layer.Type: GrantFiled: June 17, 2013Date of Patent: April 7, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 8993430Abstract: According to one embodiment, a first core pattern is formed in a wiring portion on a process target film and a second core pattern, which is led out from the first core pattern and includes an opening, is formed in a leading portion on the process target film, a sidewall pattern is formed along an outer periphery of the first core pattern and the second core pattern and a sidewall dummy pattern is formed along an inner periphery of the opening of the second core pattern, the first core pattern and the second core pattern are removed, and the process target film is processed to transfer the sidewall pattern and the sidewall dummy pattern.Type: GrantFiled: March 5, 2012Date of Patent: March 31, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Yuya Matsuda
-
Patent number: 8993377Abstract: A semiconductor wafer has first and second opposing surfaces. A plurality of conductive vias is formed partially through the first surface of the semiconductor wafer. The semiconductor wafer is singulated into a plurality of first semiconductor die. The first semiconductor die are mounted to a carrier. A second semiconductor die is mounted to the first semiconductor die. A footprint of the second semiconductor die is larger than a footprint of the first semiconductor die. An encapsulant is deposited over the first and second semiconductor die and carrier. The carrier is removed. A portion of the second surface is removed to expose the conductive vias. An interconnect structure is formed over a surface of the first semiconductor die opposite the second semiconductor die. Alternatively, a first encapsulant is deposited over the first semiconductor die and carrier, and a second encapsulant is deposited over the second semiconductor die.Type: GrantFiled: September 13, 2011Date of Patent: March 31, 2015Assignee: STATS ChipPAC, Ltd.Inventors: Jun Mo Koo, Pandi C. Marimuthu, Seung Wook Yoon, Il Kwon Shim
-
Publication number: 20150085568Abstract: An integrated circuit includes one or more bit cells, a word line coupled to the one or more bit cells, and a dummy word line arranged with the word line to have a capacitance therebetween. The capacitance provides a voltage boost or reduction of the word line to assist read and write operations.Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Applicant: QUALCOMM IncorporatedInventors: Chirag GULATI, Rakesh SINHA, Ritu CHABA, Sei Seung YOON
-
Patent number: 8987027Abstract: A method is provided for fabricating thin-film transistors (TFTs) for an LCD having an array of pixels. The method includes depositing a first photoresist layer over a portion of a TFT stack that includes a conductive gate layer, and a semiconductor layer. The method also includes doping the exposed semiconductor layer with a first doping dose. The method further includes etching a portion of the conductive gate layer to expose a portion of the semiconductor layer, and doping the exposed portion of the semiconductor layer with a second doping dose. The method also includes depositing a second photoresist layer over a first portion of the doped semiconductor layer in an active area of the pixels to expose a second portion of the doped semiconductor layer in an area surrounding the active area, and doping the second portion of the doped semiconductor layer with a third doping dose.Type: GrantFiled: August 31, 2012Date of Patent: March 24, 2015Assignee: Apple Inc.Inventors: Cheng-Ho Yu, Young Bae Park, Shih Chang Chang
-
Patent number: 8987696Abstract: According to one embodiment, a resistance change memory includes a first interconnect line extending in a first direction, a second interconnect line extending in a second direction intersecting with the first direction, a cell unit which is provided at the intersection of the first interconnect line and the second interconnect line and which includes a memory element and a non-ohmic element that are connected in series. The non-ohmic element has a first semiconductor layer which includes at least one diffusion buffering region and a conductive layer adjacent to the first semiconductor layer. The diffusion buffering region is different in crystal structure from a semiconductor region except for the diffusion buffering region in the first semiconductor layer.Type: GrantFiled: July 5, 2013Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Sonehara, Nobuaki Yasutake
-
Patent number: 8987066Abstract: A processing unit comprises a plurality of individual integrated circuits (ICs) electrically connected to one another via a common configuration of electrical interconnects (e.g., through-silicon vias). At least two of the ICs may be configured for a different function. In some examples, the processing unit is formed by selecting the ICs from stored groups of ICs. The stored ICs can be, for example, modular ICs in that the ICs can be mixed and matched in any suitable number or type in order to meet a particular set of functional requirements for the processing unit, which may depend on the application for the processing unit. Electrical coupling of these individual ICs via the electrical interconnects of the ICs results in a single processing unit that is configured to perform functions specifically suited for a particular application or set of applications.Type: GrantFiled: January 3, 2012Date of Patent: March 24, 2015Assignee: Honeywell International Inc.Inventors: Eric Grobelny, David Paul Campagna, David J. Kessler
-
Publication number: 20150076575Abstract: An integrated circuit includes a plurality of metal layers of bit cells of a memory cell array disposed in a first metal layer and extending in a first direction, a plurality of word lines of the memory cell array disposed in a second metal layer and extending in a second direction that is different from the first direction, and at least two conductive traces disposed in a third metal layer substantially adjacent to each other and extending at least partially across the memory cell array, a first one of the at least two conductive traces coupled to a driving source node of a write assist circuit, and a second conductive trace of the at least two conductive traces coupled to an enable input of the write-assist circuit, where the at least two conductive traces form at least one embedded capacitor having a capacitive coupling to the bit line.Type: ApplicationFiled: September 19, 2013Publication date: March 19, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ching-Wei WU, Wei-Shuo KAO, Chia-Cheng CHEN, Kuang Ting CHEN
-
Patent number: 8980654Abstract: The ion implantation method includes setting an ion beam scanning speed and a mechanical scanning speed of an object during ion implantation using hybrid scan in advance and implanting ions based on the set ion beam scanning speed and the set mechanical scanning speed of the object. In the setting in advance, each of the ion beam scanning speeds is set based on each of ion beam scanning amplitudes changing severally according to a surface outline of an object which is irradiated with the ions so that an ion beam scanning frequency is maintained constant for any of ion beam scanning amplitudes, and the mechanical scanning speed of the object corresponding to the ion beam scanning speed is set so that an ion implantation dose per unit area to be implanted into the surface of the object is maintained constant.Type: GrantFiled: July 11, 2013Date of Patent: March 17, 2015Assignee: SEN CorporationInventors: Shiro Ninomiya, Akihiro Ochi
-
Patent number: 8980731Abstract: Methods of forming a semiconductor device are provided. The methods may include forming first and second layers that are alternately and repeatedly stacked on a substrate, and forming an opening penetrating the first and second layers. The methods may also include forming a first semiconductor pattern in the opening. The methods may additionally include forming an insulation pattern on the first semiconductor pattern. The methods may further include forming a second semiconductor pattern on the insulation pattern. The methods may also include providing dopants in the first semiconductor pattern. Moreover, the methods may include thermally treating a portion of the first semiconductor pattern to form a third semiconductor pattern.Type: GrantFiled: December 21, 2012Date of Patent: March 17, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Ho Kim, Sunghae Lee, Hanvit Yang, Dongwoo Kim, Chaeho Kim, Daehyun Jang, Ju-Eun Kim, Yong-Hoon Son, Sangryol Yang, Myoungbum Lee, Kihyun Hwang
-
Publication number: 20150069470Abstract: An integrated circuit device includes a plurality of basic cells that each have a first transistor pair including two p-channel transistors of a first-type and a second transistor pair including two p-channel transistors of a second-type. The second-type transistors are configured to consume less power and operate more slowly than the first-type transistors. The basic cell further includes a third transistor pair of two n-channel transistors of a third-type. The third transistor pair is disposed between the first and second transistor pairs. Gate electrodes are separately provided for each transistor in the first, second, and third transistor pairs. The basic cell thus formed can be used to fabricate various circuit elements by making wiring connections between various transistor pairs and/or basic cells.Type: ApplicationFiled: February 28, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Atsushi KANEKO
-
Patent number: 8969152Abstract: A field-effect transistor (FET) and methods for fabricating such. The FET includes a substrate having a crystalline orientation, a source region in the substrate, and a drain region in the substrate. Gate spacers are positioned over the source region and the drain region. The gate spacers include a gate spacer height. A source contact physically and electrically contacts the source region and extends beyond the gate spacer height. A drain contact physically and electrically contacts the drain region and extends beyond the gate spacer height. The source and drain contacts have the same crystalline orientation as the substrate.Type: GrantFiled: June 17, 2013Date of Patent: March 3, 2015Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Wilfried E. Haensch, Effendi Leobandung, Min Yang
-
Patent number: 8963210Abstract: An integrated circuit (IC) cell may include first and second semiconductor regions, and parallel electrically conductive lines extending above the first and second semiconductor regions. The IC cell may further include electrically conductive line contacts electrically connected to the parallel electrically conductive lines, and may include at least one first line contact between the first semiconductor region and a corresponding end of the IC cell, and at least one second line contact between the first semiconductor region and the second semiconductor region. Adjacent ones of the electrically conductive lines may be respectively coupled to one of the at least one first line contact and to one of the at least one second line contact.Type: GrantFiled: September 21, 2011Date of Patent: February 24, 2015Assignees: STMicroelectronics SA, STMicroelectronics, Inc.Inventors: Rwik Sengupta, Rohit Kumar Gupta, Mitesh Goyal, Olivier Menut
-
Patent number: 8962475Abstract: An integrated circuit substrate is designed and fabricated with a selectively applied transmission line reference plane metal layer to achieve signal path shielding and isolation, while avoiding drops in impedance due to capacitance between large diameter vias and the transmission line reference plane metal layer. The transmission line reference plane defines voids above (or below) the signal-bearing plated-through holes (PTHs) that pass through a rigid substrate core, so that the signals are not degraded by an impedance mismatch that would otherwise be caused by shunt capacitance from the top (or bottom) of the signal-bearing PTHs to the transmission line reference plane. For voltage-plane bearing PTHs, no voids are introduced, so that signal path conductors can be routed above or adjacent to the voltage-plane bearing PTHs, with the transmission line reference plane preventing shunt capacitance between the signal path conductors and the PTHs.Type: GrantFiled: November 15, 2013Date of Patent: February 24, 2015Assignee: International Business Machines CorporationInventors: Sungjun Chun, Anand Haridass, Roger D. Weekly
-
Patent number: 8957512Abstract: An embodiment of an interposer is disclosed. For this embodiment of the interposer, a first circuit portion is created responsive to a first printing region. A second circuit portion is created responsive to a second printing region. The interposer has at least one of: (a) a length dimension greater than a maximum reticle length dimension, and (b) a width dimension greater than a maximum reticle width dimension.Type: GrantFiled: June 19, 2012Date of Patent: February 17, 2015Assignee: Xilinx, Inc.Inventor: Toshiyuki Hisamura
-
Patent number: 8951832Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: March 17, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8951862Abstract: The technology relates to a damascene word line for a three dimensional array of nonvolatile memory cells. Conductive lines such as silicon are formed over stacked nonvolatile memory structures. Word line trenches separate neighboring ones of the silicon lines. The silicon lines separated by the word line trenches are oxidized, making insulating surfaces in the word line trenches. Word lines are made in the word line trenches.Type: GrantFiled: January 10, 2012Date of Patent: February 10, 2015Assignee: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Hang-Ting Lue, Yen-Hao Shih
-
Patent number: 8945996Abstract: A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The stack has a primary portion and an end portion. At least some of the features extend farther in the horizontal direction in the end portion moving deeper into the stack in the end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Horizontally elongated openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend from the primary portion into the end portion, and individually laterally about sides of vertically extending portions of both the operative structures and the dummy structures.Type: GrantFiled: April 12, 2011Date of Patent: February 3, 2015Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Roger W. Lindsay, Krishna K. Parat
-
Patent number: 8945998Abstract: Various structures of a programmable semiconductor interposer for electronic packaging are described. An array of semiconductor devices having various values is formed in the interposer. A user can program the interposer and form a “virtual” device having a desired value by selectively connecting various one of the array of devices to contact pads formed on the surface of the interposer. An inventive electronic package structure includes a standard interposer having an array of unconnected devices of various values and a device selection unit, which selectively connects various one of the array of devices in the standard interposer to an integrated circuit die encapsulated in the electronic package. Methods of forming the programmable semiconductor interposer and the electronic package are also illustrated.Type: GrantFiled: July 1, 2013Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-Shun Hsu, Clinton Chao, Mark Shane Peng
-
Patent number: 8945997Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. An exemplary method for fabricating an integrated circuit having a split-gate nonvolatile memory device includes forming a charge storage structure overlying a semiconductor substrate and having a first sidewall and a second sidewall and forming an interior cavity. The method forms a control gate in the interior cavity. Further, the method forms a first select gate overlying the semiconductor substrate and adjacent the first sidewall. A first memory cell is formed by the control gate and the first select gate. The method also forms a second select gate overlying the semiconductor substrate and adjacent the second sidewall. A second memory cell is formed by the control gate and the second select gate.Type: GrantFiled: June 27, 2013Date of Patent: February 3, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Zufa Zhang, Khee Yong Lim, Elgin Quek
-
Patent number: 8945999Abstract: An integrated circuit containing logic transistors and an array of SRAM cells in which the logic transistors are formed in semiconductor material with one crystal orientation and the SRAM cells are formed in a second semiconductor layer with another crystal orientation. A process of forming an integrated circuit containing logic transistors and an array of SRAM cells in which the logic transistors are formed in a top semiconductor layer with one crystal orientation and the SRAM cells are formed in an epitaxial semiconductor layer with another crystal orientation. A process of forming an integrated circuit containing logic transistors and an array of SRAM cells in which the SRAM cells are formed in a top semiconductor layer with one crystal orientation and the logic transistors are formed in an epitaxial semiconductor layer with another crystal orientation.Type: GrantFiled: July 14, 2014Date of Patent: February 3, 2015Assignee: Texas Instruments IncorporatedInventor: Theodore W. Houston
-
Patent number: 8945961Abstract: In an organic light-emitting display device and a method of manufacturing the organic light-emitting display device, the method includes forming thin film transistors (TFTs) on a substrate; and forming organic light emitting diodes (OLEDs), each of the OLEDs including a first electrode having a portion exposed by a pixel defining layer (PDL) on the TFTs, an organic layer on the exposed portion of the first electrode and including an emission layer (EML) configured to emit light having a respective one of a plurality of colors, and a second electrode on the organic layer. The EML is formed in each of a sub-pixel region with one color and other sub-pixel regions with other colors that are formed by forming openings in the PDL. A solution supply unit for sub-pixel region that communicates with the sub-pixel region with one color is formed in the sub-pixel region with one color.Type: GrantFiled: August 14, 2012Date of Patent: February 3, 2015Assignee: Samsung Display Co., Ltd.Inventor: Sung-Hwan Cho
-
Patent number: 8936975Abstract: A touch display comprising a first substrate formed with a common electrode; a second substrate formed with a gate line and a data line, wherein a first thin film transistor and a pixel electrode is provided in a pixel region defined by the gate line and the data line and the pixel region and the common electrode form a liquid crystal capacitor; a touch element provided in the pixel region in the second substrate and used to sense a touch voltage reflecting the change of the liquid crystal capacitance at a touch point; and a touch processing device connected with the touch element and used to obtaining a position coordinates of the touch point according to the touch voltage.Type: GrantFiled: February 11, 2014Date of Patent: January 20, 2015Assignees: Beijing Boe Optoelectronics Technology Co., Ltd., Boe Technology Group Co., Ltd.Inventors: Yinglong Huang, Zheng Wang
-
Patent number: 8934258Abstract: A motor controller comprising multiple types of interfaces assigned automatically, including a mother circuit board and a daughter circuit board. The daughter circuit board is plugged into the mother circuit board to form electric connection. The mother circuit board has a power circuit, a microprocessor unit of the mother circuit board, a rotor position sensing unit, a power inverter unit, and an analog sensing unit. The daughter circuit board includes a signal interface circuit. The mother circuit board further has a serial digital communication unit. The signal interface circuit includes a microprocessor of the daughter circuit board, and a serial digital communication unit of the daughter circuit board. The microprocessor unit of the mother circuit board communicates with the microprocessor of the daughter circuit board via the serial digital communication unit of the mother circuit board and the serial digital communication unit of the daughter circuit board.Type: GrantFiled: February 28, 2013Date of Patent: January 13, 2015Assignee: Zhongshan Broad-Ocean Motor Co., Ltd.Inventor: Yong Zhao
-
Patent number: 8932911Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. In an exemplary embodiment, a method for fabricating integrated circuits includes forming a metal contact structure that is electrically connected to a device. A capping layer is selectively formed on the metal contact structure, and an interlayer dielectric material is deposited over the capping layer. A metal hard mask is deposited and patterned over the interlayer dielectric material to define an exposed region of the interlayer dielectric material. The method etches the exposed region of the interlayer dielectric material to expose at least a portion of the capping layer. The method includes removing the metal hard mask with an etchant while the capping layer physically separates the metal contact structure from the etchant. A metal is deposited to form a conductive via electrically connected to the metal contact structure through the capping layer.Type: GrantFiled: February 27, 2013Date of Patent: January 13, 2015Assignee: GLOBALFOUNDRIES, Inc.Inventors: Torsten Huisinga, Carsten Peters, Andreas Ott, Axel Preusse
-
Patent number: 8932912Abstract: According to one embodiment, a one-time programmable (OTP) device having a lateral diffused metal-oxide-semiconductor (LDMOS) structure comprises a pass gate including a pass gate electrode and a pass gate dielectric, and a programming gate including a programming gate electrode and a programming gate dielectric. The programming gate is spaced from the pass gate by a drain extension region of the LDMOS structure. The LDMOS structure provides protection for the pass gate when a programming voltage for rupturing the programming gate dielectric is applied to the programming gate electrode. A method for producing such an OTP device comprises forming a drain extension region, fabricating a pass gate over a first portion of the drain extension region, and fabricating a programming gate over a second portion of the drain extension region.Type: GrantFiled: July 18, 2013Date of Patent: January 13, 2015Assignee: Broadcom CorporationInventors: Akira Ito, Xiangdong Chen
-
Publication number: 20150009750Abstract: A device includes a substrate and a dual port static random access memory cell. The substrate includes an N-well region, a first P-well region and a second P-well region. The first and second P-well regions are arranged on opposite sides of the N-well region and spaced apart along a width direction. The static random access memory cell includes first and second pull-up transistors that are provided in the N-well region, a first pair of pull-down transistors and a first pair of access transistors provided in the first P-well region, and a second pair of pull-down transistors and a second pair of access transistors provided in the second P-well region. Each of the first pair and the second pair of pull-down transistors includes a first pull-down transistor and a second pull-down transistor. Active regions of the first pull-down transistor and the second pull-down transistor are spaced apart along the width direction.Type: ApplicationFiled: July 8, 2013Publication date: January 8, 2015Inventors: Torsten Schaefer, Dirk Fimmel
-
Patent number: 8927346Abstract: An electrically, thermally, or electrically and thermally actuated device is disclosed herein. The device includes a substrate, a first electrode established on the substrate, an active region established on the electrode, and a second electrode established on the active region. A pattern is defined in at least one of the substrate, the first electrode, the second electrode, or the active region. At least one of grain boundaries are formed within, or surface asperities are formed on, at least one of the electrodes or the active region. The pattern controls the at least one of the grain boundaries or surface asperities.Type: GrantFiled: December 31, 2008Date of Patent: January 6, 2015Assignee: Hewlett-Packard Development Company, L.P.Inventor: Theodore I Kamins
-
Patent number: 8927417Abstract: A mechanism is provided by which signal travel distance within and between semiconductor device packages is reduced and substrate size and complexity can be reduced. This capacity is provided by virtue of a conductive via that intersects a wire bond molded within a package substrate. The via provides a direct electrical connection between an external signal transmitter or receiver and the points connected by the wire bond, and thereby avoiding the need for the signal to transit built up interconnects in the semiconductor device package. Conductive vias can provide connectivity through or to a package substrate, and can be through vias or blind vias. The conductive via is formed by either mechanical or laser drilling, and is filled using standard fill techniques, and is therefore readily incorporated into a package production flow.Type: GrantFiled: December 18, 2012Date of Patent: January 6, 2015Assignee: Freescale Semiconductor, Inc.Inventor: Weng Foong Yap
-
Patent number: 8921995Abstract: An integrated circuit (IC) package is disclosed comprising a substrate including a plurality of substrate contacts; a semiconductor die including a plurality of die contacts; and a plurality of conductors for providing direct connections between substrate contacts and die contacts, respectively. By having the conductors directly route the connections between the die contacts and substrate contacts, many improvements may be realized including, but not limited to, improved package routing capabilities, reduced die and/or package size, improved package reliability, improved current handling capacity, improved speed, improved thermal performance, and lower costs.Type: GrantFiled: July 15, 2011Date of Patent: December 30, 2014Assignee: Maxim Intergrated Products, Inc.Inventors: Tarak A. Railkar, Steven D. Cate
-
Patent number: 8921898Abstract: A device includes an array of a plurality of memory cells, at least one N-well contact area and at least one P-well contact area. The memory cells are arranged in a plurality of rows and a plurality of columns. Each column includes an N-well region and at least one P-well region. The N-well and P-well regions extend between a first end of the column and a second end of the column. Each N-well contact area electrically contacts at least one of the N-well regions, wherein the N-well region of at least one of the columns is electrically contacted at only one of the first and second ends of the column. Each P-well contact area electrically contacts at least one of the P-well regions, wherein the P-well region of at least one of the columns is electrically contacted at only one of the first and second ends of the column.Type: GrantFiled: June 18, 2013Date of Patent: December 30, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Nigel Chan, Michael Otto
-
Patent number: 8921165Abstract: The present invention generally relates to a MEMS device in which silicon residues from the adhesion promoter material are reduced or even eliminated from the cavity floor. The adhesion promoter is typically used to adhere sacrificial material to material above the substrate. The adhesion promoter is the removed along with then sacrificial material. However, the adhesion promoter leaves silicon based residues within the cavity upon removal. The inventors have discovered that the adhesion promoter can be removed from the cavity area prior to depositing the sacrificial material. The adhesion promoter which remains over the remainder of the substrate is sufficient to adhere the sacrificial material to the substrate without fear of the sacrificial material delaminating. Because no adhesion promoter is used in the cavity area of the device, no silicon residues will be present within the cavity after the switching element of the MEMS device is freed.Type: GrantFiled: August 2, 2012Date of Patent: December 30, 2014Assignee: Cavendish Kinetics, Inc.Inventors: Brian I. Troy, Mickael Renault, Thomas L. Maguire, Joseph Damian Gordon Lacey, James F. Bobey
-
Publication number: 20140370664Abstract: Techniques for fabricating cross-point memory devices are disclosed in which word line (WL) and/or bit line (BL) processing is separate from cross-point memory memory-material processing, thereby providing an advantageous increase in thickness of the WL and/or BL metal that avoids an increase in the WL and BL resistances as feature sizes for cross-point memories scale smaller.Type: ApplicationFiled: June 13, 2013Publication date: December 18, 2014Inventors: Kiran Pangal, Khaled Hasnat, Shafqat Ahmed
-
Publication number: 20140371109Abstract: A system, method and apparatus for executing a sequence analysis pipeline on genetic sequence data includes a structured ASIC formed of a set of hardwired digital logic circuits that are interconnected by physical electrical interconnects. One of the physical electrical interconnects forms an input to the structured ASIC connected with an electronic data source for receiving reads of genomic data. The hardwired digital logic circuits are arranged as a set of processing engines, each processing engine being formed of a subset of the hardwired digital logic circuits to perform one or more steps in the sequence analysis pipeline on the reads of genomic data. Each subset of the hardwired digital logic circuits is formed in a wired configuration to perform the one or more steps in the sequence analysis pipeline.Type: ApplicationFiled: May 15, 2014Publication date: December 18, 2014Inventors: Robert J. McMillen, Michael Ruehle
-
Patent number: 8912515Abstract: A method for manufacturing a memory cell device includes forming a bottom electrode comprising a pipe-shaped member, a top, a bottom and sidewalls having thickness in a dimension orthogonal to the axis of the pipe-shaped member, and having a ring-shaped top surface. A disc shaped member is formed on the bottom of the pipe-shaped member having a thickness in a dimension coaxial with the pipe-shaped member that is not dependent on the thickness of the sidewalls of the pipe-shaped member. A layer of phase change material is deposited in contact with the top surface of the pipe-shaped member. A top electrode in contact with the layer of programmable resistive material. An integrated circuit including an array of such memory cells is described.Type: GrantFiled: March 10, 2011Date of Patent: December 16, 2014Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8907317Abstract: The present application describes a crossbar memory array. The memory array includes a first array of parallel nanowires of a first material and a second array of parallel nanowires of a second material. The first and the second array are oriented at an angle with each other. The array further includes a plurality of nanostructures of non-crystalline silicon disposed between a nanowire of the first material and a nanowire of the second material at each intersection of the two arrays. The nanostructures form a resistive memory cell together with the nanowires of the first and second materials.Type: GrantFiled: November 7, 2011Date of Patent: December 9, 2014Assignee: The Regents of The University of MichiganInventors: Wei Lu, Sung Hyun Jo, Kuk-Hwan Kim
-
Patent number: 8906743Abstract: Methods for making semiconductor devices are disclosed herein. A method configured in accordance with a particular embodiment includes forming a spacer material on an encapsulant such that the encapsulant separates the spacer material from an active surface of a semiconductor device and at least one interconnect projecting away from the active surface. The method further includes molding the encapsulant such that at least a portion of the interconnect extends through the encapsulant and into the spacer material. The interconnect can include a contact surface that is substantially co-planar with the active surface of the semiconductor device for providing an electrical connection with the semiconductor device.Type: GrantFiled: January 11, 2013Date of Patent: December 9, 2014Assignee: Micron Technology, Inc.Inventors: Chan Yoo, Todd O. Bolken
-
Patent number: 8900900Abstract: A manufacturing method of an array substrate includes the following steps. A substrate having pixel region and a peripheral region is provided. A plurality of pixel structures are formed in the pixel region, wherein at least one of the pixel structures is formed by the following steps. A gate electrode, a gate insulating layer, and a source electrode and a drain electrode are formed. A patterned semiconductor layer including a first semiconductor pattern and a second semiconductor pattern is formed. The second semiconductor pattern covers a portion of the drain electrode. A first passivation layer is formed. The first passivation layer has a first opening exposing a portion of the second semiconductor pattern. A transparent conductive pattern is formed on the first passivation layer, and the transparent conductive pattern is electrically connected to the second semiconductor pattern through the first opening.Type: GrantFiled: February 21, 2013Date of Patent: December 2, 2014Assignee: AU Optronics Corp.Inventors: Ming-Yao Chen, Pei-Ming Chen
-
Patent number: 8901526Abstract: A variable resistive memory device capable of reducing contact resistance by including a contact layer having low contact resistance, the variable resistive memory device including a substrate comprising an active region; a gate line on the substrate; a first contact layer electrically connected to the active region; a memory cell contact plug electrically connected to the first contact layer; and a variable resistive memory cell electrically connected to the memory cell contact plug, wherein the first contact layer has less contact resistance with respect to the active region than the memory cell contact plug.Type: GrantFiled: January 30, 2013Date of Patent: December 2, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hyung Nam, Yong-kwan Kim, Ho-joong Lee, Pulunsol Cho
-
Patent number: 8901530Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. The electrical properties of the current limiting component are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element of the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel oxide that is a current limiting material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: GrantFiled: February 19, 2014Date of Patent: December 2, 2014Assignees: SanDisk 3D LLC, Kabushiki Kaisha ToshibaInventors: Mihir Tendulkar, Imran Hashim, Yun Wang
-
Patent number: 8901738Abstract: Semiconductor devices with enhanced electromigration performance and methods of manufacture are disclosed. The method includes forming at least one metal line in electrical contact with a device. The method further includes forming at least one staple structure in electrical contact with the at least one metal line. The at least one staple structure is formed such that electrical current passing through the at least one metal line also passes through the at least staple structure to reduce electromigration issues.Type: GrantFiled: November 12, 2012Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, David L. Harame, Baozhen Li, Timothy D. Sullivan, Bjorn K. A. Zetterlund
-
Patent number: RE45481Abstract: An interconnector line of thin film comprising 0.001 to 30 at % of at least one kind of a first element capable of constituting an intermetallic compound of aluminum and/or having a higher standard electrode potential than aluminum, for example, at least one kind of the first element selected from Y, Sc, La, Ce, Nd, Sm, Gd, Tb, Dy, Er, Th, Sr, Ti, Zr, V, Nb, Ta, Cr, Mo, W, Mn, Tc, Re, Fe, Co, Ni, Pd, Ir, Pt, Cu, Ag, Au, Cd, Si, Pb and B; and one kind of a second element selected from C, O, N and H in a proportion of 0.01 at ppm to 50 at % of the first element, with the balance comprising substantially Al. In addition to having low resistance, such an Al interconnector line of thin film can prevent the occurrence of hillocks and the electrochemical reaction with an ITO electrode. The interconnector line of thin film can be obtained by sputtering in a dust-free manner by using a sputter target having a similar composition.Type: GrantFiled: March 22, 2006Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Ishigami, Koichi Watanabe, Akihisa Nitta, Toshihiro Maki, Noriaki Yagi