With Electrical Circuit Layout Patents (Class 438/129)
-
Patent number: 8703597Abstract: A method for fabricating a device, the method including: providing a first layer including first transistors, where the first transistors include a mono-crystalline semiconductor; overlaying a second semiconductor layer over the first layer; fabricating a plurality of memory cell control lines where the control lines include a portion of the second layer; where the second layer includes second transistors, where the second transistors include a mono-crystalline semiconductor, and where the second transistors are configured to be memory cells.Type: GrantFiled: April 25, 2013Date of Patent: April 22, 2014Assignee: Monolithic 3D Inc.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 8698519Abstract: A L-level permutable switching network (L-PSN) having switches and multiple levels of conductors that are used to connect a first plurality of conductors to other multiple sets of conductors within respective interconnect resources constraints. The L-PSN can be applied in a wide range of applications, in tandem or hierarchically, to provide a large switch network used in network, routers, and programmable logic circuits. The L-PSN is used to connect a first set of conductors, through the L-PSN, to multiple sets of conductors in a given logic circuit hierarchy whereby the conductors in each of the multiple sets are equivalent or exchangeable, which in term, by construction, makes the first set of conductors equivalent when used in the next level of circuit hierarchy. The L-PSN is scalable for large sized sets of conductors and can be used in tandem or hierarchically to enable programmable interconnections among large sized circuits.Type: GrantFiled: July 17, 2012Date of Patent: April 15, 2014Assignee: Advantage Logic, Inc.Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 8698119Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. The electrical properties of the current limiting component are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element of the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel oxide that is a current limiting material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: GrantFiled: January 19, 2012Date of Patent: April 15, 2014Assignees: Sandisk 3D LLC, Kabushiki Kaisha ToshibaInventors: Mihir Tendulkar, Imran Hashim, Yun Wang
-
Patent number: 8697499Abstract: A dynamic and end-user configurable controlled impedance interconnect line includes a plurality of conductive pixels, a plurality of thin-film transition material interconnects to electrically connect adjacent conductive pixels in the plurality of conductive pixels, and a plurality of addressable pixel interconnect actuators to selectively heat a respective plurality of the thin-film transition material interconnects. The plurality of addressable pixel interconnect actuators is operable to selectively heat a respective plurality of the thin-film transition material interconnects to form an interconnect line.Type: GrantFiled: May 30, 2013Date of Patent: April 15, 2014Assignee: Teledyne Scientific & Imaging, LLCInventors: Jonathan B. Hacker, Christopher E. Hillman
-
Patent number: 8679901Abstract: A method of forming a memory cell is provided. The method includes forming a steering element pillar having a first stiffness and a sidewall, forming a sidewall collar along at least a portion of the sidewall of the steering element pillar, the sidewall collar having a second stiffness, wherein the second stiffness is greater than the first stiffness, and forming a memory element coupled to the steering element pillar. Numerous other aspects are provided.Type: GrantFiled: April 23, 2013Date of Patent: March 25, 2014Assignee: SanDisk 3D LLCInventor: Scott Brad Herner
-
Patent number: 8664044Abstract: A fan-out wafer level package is provided with a semiconductor die embedded in a reconstituted wafer. A redistribution layer is positioned over the semiconductor die, and includes a land grid array on a face of the package. A copper heat spreader is formed in the redistribution layer over the die in a same layer as a plurality of electrical traces configured to couple circuit pads of the semiconductor die to respective contact lands of the land grid array. In operation, the heat spreader improves efficiency of heat transfer from the die to the circuit board.Type: GrantFiled: November 2, 2011Date of Patent: March 4, 2014Assignees: STMicroelectronics Pte Ltd., STMicroelectronics Grenoble 2 SASInventors: Yonggang Jin, Romain Coffy, Jerome Teysseyre
-
Patent number: 8658476Abstract: A method of forming a non-volatile memory device. The method includes providing a substrate having a surface region and forming a first dielectric material overlying the surface region of the substrate. A first electrode structure is formed overlying the first dielectric material and a p+ polycrystalline silicon germanium material is formed overlying the first electrode structure. A p+ polycrystalline silicon material is formed overlying the first electrode structure using the polycrystalline silicon germanium material as a seed layer at a deposition temperature ranging from about 430 Degree Celsius to about 475 Degree Celsius without further anneal. The method forms a resistive switching material overlying the polycrystalline silicon material, and a second electrode structure including an active metal material overlying the resistive switching material.Type: GrantFiled: April 20, 2012Date of Patent: February 25, 2014Assignee: Crossbar, Inc.Inventors: Xin Sun, Sung Hyun Jo, Tanmay Kumar
-
Patent number: 8659165Abstract: An integrated circuit containing a vertical interconnect that includes a region of interconnect metal continuously surrounding one or more dielectric pillars. The vertical interconnect electrically contacts a top surface of a lower conductive structure. An upper conductive structure contacts a top surface of the vertical interconnect. A process of forming an integrated circuit that includes forming a vertical interconnect that has a region of interconnect metal continuously surrounding one or more dielectric pillars. The vertical interconnect electrically contacts a top surface of a lower conductive structure, and an upper conductive structure contacts a top surface of the vertical interconnect.Type: GrantFiled: April 24, 2009Date of Patent: February 25, 2014Assignee: Texas Instruments IncorporatedInventor: Scott R. Summerfelt
-
Patent number: 8659141Abstract: A microelectronic assembly can include a microelectronic package connected with a circuit panel. The package has a microelectronic element having a front face facing away from a substrate of the package, and electrically connected with the substrate through conductive structure extending above the front face. First terminals provided in first and second parallel grids or in first and second individual columns can be configured to carry address information usable to determine an addressable memory location from among all the available addressable memory locations of the memory storage array. The first terminals in the first grid can have signal assignments which are a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 5, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8658474Abstract: An integrated circuit containing a vertical interconnect that includes a region of interconnect metal continuously surrounding one or more dielectric pillars. The vertical interconnect electrically contacts a top surface of a lower conductive structure. An upper conductive structure contacts a top surface of the vertical interconnect. A process of forming an integrated circuit that includes forming a vertical interconnect that has a region of interconnect metal continuously surrounding one or more dielectric pillars. The vertical interconnect electrically contacts a top surface of a lower conductive structure, and an upper conductive structure contacts a top surface of the vertical interconnect.Type: GrantFiled: March 17, 2011Date of Patent: February 25, 2014Assignee: Texas Instruments IncorporatedInventor: Scott R. Summerfelt
-
Patent number: 8659140Abstract: A microelectronic package can include a microelectronic element having a face and a plurality of element contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with at least one external component. The substrate can have substrate contacts on the first surface facing the element contacts of the microelectronic element and joined thereto. The terminals can include first terminals arranged at positions within first and second parallel grids. The first terminals of each grid can be configured to carry address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the microelectronic element. The signal assignments of the first terminals in the first grid can be a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 4, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8658475Abstract: The present disclosure relates to a stacked body-contacted field effect transistor (FET) that includes multiple body-contacted FETs coupled in series and a lateral isolation band encircling a periphery of the multiple FETs. The multiple FETs include a first end FET having a first body, which is not directly connected to any body of any other of the multiple FETs, and a second end FET having a second body, which is not directly connected to any body of any other of the multiple FETs. The multiple FETs may include inner FETs that incorporate merged source-drains to save space. By keeping the bodies electrically separated from one another, the full benefits of body-contacting may be realized. However, by incorporating multiple FETs within a single lateral isolation band further saves space.Type: GrantFiled: April 10, 2013Date of Patent: February 25, 2014Assignee: RF Micro Devices, Inc.Inventor: Daniel Charles Kerr
-
Patent number: 8659142Abstract: A microelectronic assembly can include a circuit panel having first and second surfaces and panel contacts at each surface, and first and second microelectronic packages having terminals mounted to the panel contacts at the first and second surfaces, respectively. The circuit panel can electrically interconnect terminals of the first package with corresponding terminals of the second package. Each package can include a substrate having first and second surfaces, a microelectronic element, conductive structure extending above a front face of the microelectronic element, and parallel columns of terminals at the second surface. The terminals of each package can include first terminals in a central region of the respective second surface and configured to carry address information usable by circuitry within the package to determine an addressable memory location within the respective microelectronic element.Type: GrantFiled: April 5, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8659143Abstract: A microelectronic package can include a substrate and a microelectronic element having a rear face facing a first surface of the substrate, a front face, and a column of element contacts extending in a first direction. The microelectronic element can include stacked electrically interconnected semiconductor chips. Edges of the microelectronic element can define an axial plane extending in the first direction and a third direction normal to the rear face. The package can include columns of terminals extending in the first direction at a second surface of the substrate. The terminals can include first terminals exposed in a central region of the second surface and configured to carry address information usable by circuitry within the package to determine an addressable memory location. The central region may have a width not more than 3.5 times a minimum pitch between adjacent terminal columns. The axial plane can intersect the central region.Type: GrantFiled: April 5, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8659139Abstract: A microelectronic assembly can include a circuit panel having first and second panel contacts at respective first and second surfaces thereof, and first and second microelectronic packages each having terminals mounted to the respective panel contacts. Each package can include a microelectronic element having a face and contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with an external component. The terminals can include first terminals at positions within first and second parallel grids. The first terminals can be configured to carry address information usable by circuitry within the package to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the microelectronic element. Signal assignments of the first terminals in the first grid can be a mirror image of signal assignments of the first terminals in the second grid.Type: GrantFiled: April 4, 2012Date of Patent: February 25, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8653646Abstract: A microelectronic element having a memory storage array has a front face facing away from a substrate of a microelectronic package, and is electrically connected with the substrate through conductive structure extending above the front face. First terminals are disposed at locations within first and second parallel grids of the package. The first terminals of each grid are configured to carry address information usable to determine an addressable memory location from among all the available addressable memory locations of the memory storage array. The first terminals in the first grid have signal assignments which are a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 5, 2012Date of Patent: February 18, 2014Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8642988Abstract: A non-volatile memory device includes: a first line extending along a main surface of a substrate; a stack provided above the first line; a second line formed above the stack; a select element provided where the first and second lines intersect, the select element adapted to pass current in a direction perpendicular to the main surface; a second insulator film provided along a side surface of the stack; a channel layer provided along the second insulator film; an adhesion layer provided along the channel layer; and a variable resistance material layer provided along the adhesion layer, wherein the first and second lines are electrically connected via the select element and channel layer, a contact resistance via the adhesion layer between the channel layer and variable resistance material layer is low, and a resistance of the adhesion layer is high with respect to an extending direction of the channel layer.Type: GrantFiled: August 17, 2012Date of Patent: February 4, 2014Assignee: Hitachi, Ltd.Inventors: Masaharu Kinoshita, Yoshitaka Sasago, Takashi Kobayashi, Hiroyuki Minemura
-
Patent number: 8637353Abstract: Methods and systems for altering the electrical resistance of a wiring path. The electrical resistance of the wiring path is compared with a target electrical resistance value. If the electrical resistance of the wiring path exceeds the target electrical resistance value, an electrical current is selectively applied to the wiring path to physically alter a portion of the wiring path. The current may be selected to alter the wiring path such that the electrical resistance drops to a value less than or equal to the target electrical resistance value.Type: GrantFiled: January 25, 2011Date of Patent: January 28, 2014Assignee: International Business Machines CorporationInventors: Michel J. Abou-Khalil, Robert J. Gauthier, Jr., Tom C. Lee, Junjun Li, Souvick Mitra, Christopher S. Putnam
-
Patent number: 8623700Abstract: The present invention provides a quilt packaging system for microchip, a method for making such a quilt packaging system, microchips that may be used in a such a quilt packaging system, and methods for making such microchips.Type: GrantFiled: November 15, 2006Date of Patent: January 7, 2014Assignee: University of Notre Dame du LacInventors: Gary H. Bernstein, Patrick Fay, Wolfgang Porod, Qing Liu
-
Patent number: 8624300Abstract: Briefly, in accordance with one or more embodiments, multilayer memory device, comprising a lower deck and an upper deck disposed on the lower deck, the decks comprising one or more memory cells coupled via one or more contacts. An isolation layer is disposed between the upper deck, and one or more contacts are formed between the upper deck and the lower deck to couple one or more of the contact lines of the upper deck with one or more contact lines of the lower deck.Type: GrantFiled: December 16, 2010Date of Patent: January 7, 2014Assignee: Intel CorporationInventors: Sanh D. Tang, John Zahurak, Shane Trapp, Krishna K. Parat
-
Patent number: 8614496Abstract: A method scales down an integrated circuit layout structure without substantially jeopardizing electronic characteristics of devices. First, a conductive line set includes a first conductive line and a second conductive line respectively passing through a first region and a second region. Second, a sizing-down operation is performed so that the first conductive line and the second conductive line respectively have a first region scaled-down line width, a first region scaled-down space and a first region scaled-down pitch in the first region as well as selectively have a second region original line width, a second region scaled-down space and a second region scaled-down pitch in the second region. The first region scaled-down line width and the second region original line width are substantially different from each other.Type: GrantFiled: January 11, 2012Date of Patent: December 24, 2013Assignee: United Microelectronics Corp.Inventor: Hsien-Chang Chang
-
Patent number: 8597960Abstract: A stacked semiconductor chip comprising multiple unit chips contains multiple instances of a first chip component that have a low yield and are distributed among the multiple unit chips. An instance of the first chip component within a first unit chip is logically paired with at least another instance of the first chip component within at least another unit chip so that the combination of the multiple instances of the first chip component across the multiple unit chips constitute a functional block providing the functionality of a fully functional instance of the first chip component. The stacked semiconductor chip may include multiple instances of a second chip component having a high yield and distributed across the multiple unit chips. Multiple low yield components constitute a functional block providing an enhanced overall yield, while high yield components are utilized to their full potential functionality.Type: GrantFiled: March 4, 2008Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Philip G. Emma, Michael Ignatowski
-
Patent number: 8581424Abstract: According to one embodiment, an information recording/reproducing device including a semiconductor substrate, a first interconnect layer on the semiconductor substrate, a first memory cell array layer on the first interconnect layer, and a second interconnect layer on the first memory cell array layer. The first memory cell array layer comprises an insulating layer having an alignment mark, and a stacked layer structure on the insulating layer and including a storage layer and an electrode layer. All of the layers in the stacked layer structure comprises a material with a permeability of visible light of 1% or more.Type: GrantFiled: September 9, 2011Date of Patent: November 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takahiro Hirai, Tsukasa Nakai, Kohichi Kubo, Chikayoshi Kamata, Takayuki Tsukamoto, Shinya Aoki
-
Patent number: 8575703Abstract: In a semiconductor device having paired transistors, an imbalance in characteristics of the paired transistors is reduced or prevented while an increase in circuit area is reduced or prevented. First and second transistors have first and second regions having the same active region pattern, and third and fourth transistors have third and fourth regions having the same active region pattern. The active regions of the third and fourth transistors have a longer length in the channel length direction than that of the active regions of the first and second transistors. The third and fourth regions have a narrower width in the channel length direction than that of the first and second regions.Type: GrantFiled: February 24, 2011Date of Patent: November 5, 2013Assignee: Panasonic CorporationInventor: Tomoyuki Ishizu
-
Patent number: 8574968Abstract: This invention provides methods for fabricating substantially continuous layers of a group III nitride semiconductor material having low defect densities and optionally having a selected crystal polarity. The methods include epitaxial growth nucleating and/or seeding on the upper portions of a plurality of pillars/islands of a group III nitride material that are irregularly arranged on a template structure. The upper portions of the islands have low defect densities and optionally have a selected crystal polarity. The invention also includes template structures having a substantially continuous layer of a masking material through which emerge upper portions of the pillars/islands. The invention also includes such template structures. The invention can be applied to a wide range of semiconductor materials, both elemental semiconductors, e.g., combinations of Si (silicon) with strained Si (sSi) and/or Ge (germanium), and compound semiconductors, e.g.Type: GrantFiled: July 25, 2008Date of Patent: November 5, 2013Assignees: Soitec, Arizona Board of Regents for and on Behalf of Arizona State UniversityInventors: Chantal Arena, Christiaan J. Werkhoven, Ronald Thomas Bertram, Jr., Ed Lindow, Subhash Mahajan, Ranjan Datta, Rahul Ajay Trivedi, Ilsu Han
-
Patent number: 8561004Abstract: A power gate includes a series of electrical contacts along at least a portion of an integrated circuit and a series of power gate transistors electrically coupled to the electrical contacts on the integrated circuit to form a power gate boundary, e.g., at the integrated circuit periphery. The electrical contacts along at least a portion of a running length of the power gate boundary define a substantially non-linear profile. The non-linear profile provides increased contact density which improves current balancing across the electrical contacts and current throughput through the power gate. The non-linear profile is a sinusoidal or zigzag pattern with intermediate offset bump contacts. The contact profiles along the power gate boundary can include both linear and non-linear profiles.Type: GrantFiled: April 12, 2010Date of Patent: October 15, 2013Assignee: Advanced Micro Devices, Inc.Inventor: Stephen V. Kosonocky
-
Patent number: 8561003Abstract: A finFET block architecture includes a first set of semiconductor fins having a first conductivity type, and a second set of semiconductor fins having a second conductivity type. An inter-block insulator is placed between outer fins of the first and second sets. A patterned gate conductor layer includes a first plurality of gate traces extending across the set of fins in the first block without crossing the inter-block insulator, and a second plurality of gate traces extending across the set of fins in the second block without crossing the inter-block insulator. Patterned conductor layers over the gate conductor layer are arranged in orthogonal layout patterns, and include an inter-block connector arranged to connect gate traces in the first and second blocks.Type: GrantFiled: July 29, 2011Date of Patent: October 15, 2013Assignee: Synopsys, Inc.Inventors: Jamil Kawa, Victor Moroz, Deepak Sherlekar
-
Patent number: 8557661Abstract: A method of manufacturing a semiconductor device comprises forming memory cells on a memory cell region, alternately forming a sacrificial layer and an insulating interlayer on a connection region for providing wirings configured to electrically connect the memory cells, forming an etching mask pattern including etching mask pattern elements on a top sacrificial layer, forming blocking sidewalls on either sidewalls of each of the etching mask pattern element, forming a first photoresist pattern selectively exposing a first blocking sidewall furthermost from the memory cell region and covering the other blocking sidewalls, etching the exposed top sacrificial layer and an insulating interlayer to expose a second sacrificial layer, forming a second photoresist pattern by laterally removing the first photoresist pattern to the extent that a second blocking sidewall is exposed, and etching the exposed top and second sacrificial layers and the insulating interlayers to form a staircase shaped side edge portion.Type: GrantFiled: December 8, 2011Date of Patent: October 15, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Geun Yu, Gyung-Jin Min, Seong-Soo Lee, Suk-Ho Joo, Yoo-Chul Kong, Dae-Hyun Jang
-
Publication number: 20130267067Abstract: An integrated circuit formed of nonvolatile memory array circuits, logic circuits and linear analog circuits is formed on a substrate. The nonvolatile memory array circuits, the logic circuits and the linear analog circuits are separated by isolation regions formed of a shallow trench isolation. The nonvolatile memory array circuits are formed in a triple well structure. The nonvolatile memory array circuits are NAND-based NOR memory circuits formed of at least two floating gate transistors that are serially connected such that at least one of the floating gate transistors functions as a select gate transistor to prevent leakage current through the charge retaining transistors when the charge retaining transistors is not selected for reading. Each column of the NAND-based NOR memory circuits are associated with and connected to one bit line and one source line.Type: ApplicationFiled: June 3, 2013Publication date: October 10, 2013Inventors: Peter Wung Lee, Han-Rei Ma, Fu-Chang Hsu
-
Patent number: 8546196Abstract: According to one embodiment, a non-volatile memory device is formed as described below. First, a wiring material layer, which configures a part of a wiring of an element, is stacked above an element layer, the wiring material layer is processed in a predetermined shape, and the element layer is etched using the wiring material layer as a mask. Next, an insulation layer is embedded between etched patterns, and the insulation layer is removed using the wiring material layer as a stopper. Then, a wiring layer, which is in contact with the wiring material layer, is formed on the insulation layer from which the wiring material layer is exposed.Type: GrantFiled: February 1, 2011Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takuji Kuniya, Kotaro Noda
-
Patent number: 8542513Abstract: An array of vertically stacked tiers of non-volatile cross point memory cells includes a plurality of horizontally oriented word lines within individual tiers of memory cells. A plurality of horizontally oriented global bit lines having local vertical bit line extensions extend through multiple of the tiers. Individual of the memory cells comprise multi-resistive state material received between one of the horizontally oriented word lines and one of the local vertical bit line extensions where such cross, with such ones comprising opposing conductive electrodes of individual memory cells where such cross. A plurality of bit line select circuits individually electrically and physically connects to individual of the local vertical bit line extensions and are configured to supply a voltage potential to an individual of the global horizontal bit lines. Other embodiments and aspects are disclosed.Type: GrantFiled: February 26, 2013Date of Patent: September 24, 2013Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Gurtej S. Sandhu
-
Patent number: 8542337Abstract: An embodiment of the invention provides a pixel structure of an active matrix organic light emitting display comprising a gate line, a common electrode line, a signal line, a power line, a first thin film transistor which is used as an addressing element, and a second thin film transistor which controls the organic light emitting display. A short-circuit-ring structure is connected between the common electrode line and the signal line and the short-circuit-ring structure communicates the signal line and the common electrode line in the case where a large current flows.Type: GrantFiled: March 23, 2010Date of Patent: September 24, 2013Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventor: Mi Zhang
-
Publication number: 20130237019Abstract: A stacked semiconductor memory device comprises a semiconductor substrate having a functional circuit, a plurality of memory cell array layers, and at least one connection layer. The memory cell array layers are stacked above the semiconductor substrate. The connection layers are stacked above the semiconductor substrate independent of the memory cell array layers. The connection layers electrically connect memory cell selecting lines arranged on the memory cell array layers to the functional circuit.Type: ApplicationFiled: April 17, 2013Publication date: September 12, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chul-Woo PARK, Hong-Sun HWANG, In-Gyu BAEK, Dong-Hyun SOHN
-
Patent number: 8530939Abstract: Some embodiments include cross-point memory structures. The structures may include a line of first electrode material extending along a first horizontal direction, a multi-sided container of access device materials over the first electrode material, a memory element material within the multi-sided container, and a line of second electrode material over the memory element material and extending along a second horizontal direction that is orthogonal to the first horizontal direction. Some embodiments include methods of forming memory arrays. The methods may include forming a memory cell stack over a first electrode material, and then patterning the first electrode material and the memory cell stack into a first set of spaced lines extending along a first horizontal direction. Spaced lines of second electrode material may be formed over the first set of spaced lines, and may extend along a second horizontal direction that is orthogonal to the first horizontal direction.Type: GrantFiled: May 31, 2012Date of Patent: September 10, 2013Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu
-
Patent number: 8518756Abstract: A method for crystallizing a thin film A gate insulating film formed on a substrate so as to cover a gate electrode. A light absorption layer is formed thereon through a buffer layer. Energy lines Lh are applied to the light absorption layer from a continuous-wave laser such as a semiconductor laser. This anneals only a surface side of the light absorption layer Lh and produces a crystalline silicon film obtained by crystallizing the amorphous silicon film using heat generated by thermal conversion of the energy lines Lh at the light absorption layer and heat of the annealing reaction.Type: GrantFiled: April 6, 2012Date of Patent: August 27, 2013Assignee: Sony CorporationInventors: Nobuhiko Umezu, Koichi Tsukihara, Goh Matsunobu, Yoshio Inagaki, Koichi Tatsuki, Shin Hotta, Katsuya Shirai
-
Patent number: 8513721Abstract: A complementary metal oxide semiconductor (CMOS) image sensor device includes a capacitive coupled photodiode that is formed within a region of a semiconductor substrate. The photodiode receives an incident light and generates a corresponding electric charge. The CMOS image sensor device includes a reset transistor coupled to the photodiode for reverse biasing the photodiode with a predetermined voltage. The CMOS image sensor device further includes a buffer circuit and a capacitor, which is interposed between the photodiode and the buffer circuit. The capacitor is configured to transfer the electric charge to the buffer circuit. The buffer circuit may include an emitter follower or a source follower transistor.Type: GrantFiled: October 11, 2010Date of Patent: August 20, 2013Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Bejing) CorporationInventors: Hong Zhu, Liwei Wu, Jessy Xu, Samuel Leng, Celia Xin, Jim Yang
-
Publication number: 20130207170Abstract: To provide a programmable logic device in which the number of elements per bit in a memory array can be reduced and with which power consumption or operation frequency can be estimated accurately at a testing stage. Provided is a programmable logic device including a plurality of programmable logic elements and a memory array which stores configuration data that determines logic operation executed in the plurality of programmable logic elements. The memory array includes a plurality of memory elements. The memory element includes a node which establishes electrical connection between the programmable logic element and the memory array, a switch for supplying charge whose amount is determined by the configuration data to the node, holding the charge in the node, or releasing the charge from the node, and a plurality of wirings. Capacitance is formed between the node and the wiring.Type: ApplicationFiled: January 31, 2013Publication date: August 15, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: SEMICONDUCTOR ENERGY LABORATORY CO. LTD
-
Patent number: 8492205Abstract: An array with cells that have adjacent similar structures that are displaced from each other across a common cell border in a direction that is not perpendicular to the cell border thus avoiding an across cell border design rule violation between the adjacent similar structures. A method of forming reduced area memory arrays by moving adjacent similar structures that is not perpendicular to a fully identical common cell border. A method of building arrays using conventional array building software by forming unit pairs with cells that are not identical and are not mirror images or rotated versions of each other.Type: GrantFiled: July 21, 2010Date of Patent: July 23, 2013Assignee: Texas Instruments IncorporatedInventors: Theodore W. Houston, Robert R. Garcia
-
Patent number: 8487423Abstract: In a semiconductor integrated circuit chip including an interconnect layer in which there is a limitation on the lengths of interconnects or areas occupied by the interconnects, empty spaces between power supply interconnect segments having the same potential located in parallel to a priority interconnect direction, are shifted relative to each other within the limits of the lengths and areas of power supply interconnects. As a result, a local increase in resistance is dispersed, whereby an influence on a voltage drop is reduced.Type: GrantFiled: June 27, 2011Date of Patent: July 16, 2013Assignee: Panasonic CorporationInventors: Yoichi Matsumura, Chie Kabuo, Takako Ohashi, Tadafumi Kadota, Kazuhiko Fujimoto, Hirofumi Miyashita
-
Patent number: 8476085Abstract: The present invention discloses a method of fabricating dual trench isolated epitaxial diode array. This method starts with the formation of heavily-doped first conductivity type regions and heavily-doped second conductivity type regions on the substrate, followed by epitaxial growth, then the formation of the isolations between diode array word lines by deep trench etch and the formation of the isolations between bit lines vertical to deep trenches by shallow trench etch, and finally the formation of separate diode array cells in the regions enclosed by deep and shallow trench isolations by ion implantation. This invention also provides a method of preventing the crosstalk current between adjacent word lines and bit lines of epitaxial diode arrays isolated by foregoing dual shallow trenches.Type: GrantFiled: June 23, 2011Date of Patent: July 2, 2013Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Chao Zhang, Zhitang Song, Xudong Wan, Bo Liu, Guanping Wu, Ting Zhang, Zuoya Yang, Zhifeng Xie
-
Patent number: 8471325Abstract: According to one embodiment, a nonvolatile memory device includes a substrate, a first electrode, a second electrode, a third electrode, a first memory portion and a second memory portion. The first electrode extends in a first direction and is provided on the substrate. The second electrode extends in a second direction crossing the first direction and is provided on the first electrode. The third electrode extends in a third direction crossing the second direction and is provided on the second electrode. The first memory portion is provided between the first and the second electrodes and has a first oxygen composition ratio and a first layer thickness. The second memory portion is provided between the second and the third electrodes and has at least one of a second oxygen composition ratio different from the first oxygen composition ratio and a second layer thickness different from the first layer thickness.Type: GrantFiled: September 20, 2010Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Fukumizu, Noriko Bota
-
Patent number: 8471299Abstract: A power transistor for use in an audio application is laid out to minimize hot spots. Hot spots are created by non-uniform power dissipation or overly concentrated current densities. The source and drain pads are disposed relative to each other to facilitate uniform power dissipation. Interleaving metal fingers and upper metal layers are connected directly to lower metal layers in the absence of vias to improve current density distribution. This layout improves some fail detection tests by 17%.Type: GrantFiled: August 23, 2010Date of Patent: June 25, 2013Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventors: Guo Hua Zhong, Mei Yang
-
Patent number: 8468692Abstract: A variable resistance memory device has memory cells that are operated by Joule's heat and which are highly thermally efficient. Conductive patterns are formed on a substrate; sacrificial patterns exposing a portion of the top surface of each of the conductive patterns are formed on the conductive patterns, lower electrodes are formed by etching upper portions of the conductive patterns using the sacrificial patterns as an etching mask, then mold patterns are formed on the lower electrodes and cover exposed sidewall surfaces of the sacrificial patterns, and then the sacrificial patterns are replaced with variable resistance patterns.Type: GrantFiled: October 4, 2011Date of Patent: June 25, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Byeung Chul Kim
-
Patent number: 8471387Abstract: Disclosed herein is an extendable network structure, which includes a first device portion, a second device portion and at least three connectors. The three connectors are connected to the first device portion. The second device portion is electrically connected to the first device portion through one of the three connectors. The first and second device portions respectively have a first and a second center. Each of the connectors may be extendable from an initial state to an extended state, such that a first distance between the first and second centers in the extended state is at least 1.1 fold of a second distance between the first and second centers in the initial state.Type: GrantFiled: May 11, 2011Date of Patent: June 25, 2013Assignee: Monolithe Semiconductor Inc.Inventor: Kevin T. Y. Huang
-
Publication number: 20130154687Abstract: It is desirable to design and manufacture electronic chips that are resistant to modern reverse engineering techniques. Disclosed is a method and device that allows for the design of chips that are difficult to reverse engineer using modern teardown techniques. The disclosed device uses devices having the same geometry but different voltage levels to create different logic devices. Alternatively, the disclosed uses devices having different geometries and the same operating characteristics. Also disclosed is a method of designing a chip using these devices.Type: ApplicationFiled: October 30, 2012Publication date: June 20, 2013Applicant: Static Control Components, Inc.Inventor: Static Control Components, Inc.
-
Patent number: 8461035Abstract: A method for fabricating a device, the method including: providing a first layer including first transistors wherein the first transistors include mono-crystalline semiconductor and first alignment marks; overlaying a second semiconductor layer over the first layer, wherein the second layer includes second transistors, the second transistors include mono-crystalline semiconductor and are configured to be memory cells, at least one of the memory cells include a floating body region configured to be charged to a level indicative of a state of the memory cell, and fabricating the second transistors includes alignment to the first alignment marks.Type: GrantFiled: September 30, 2010Date of Patent: June 11, 2013Assignee: Monolithic 3D Inc.Inventors: Brian Cronquist, Isreal Beinglass, Jan Lodewijk de Jong, Deepak C. Sekar, Zvi Or-Bach
-
Patent number: 8455939Abstract: A NAND device including a source, a drain and a channel located between the source and drain. The NAND device also includes a plurality of floating gates located over the channel and a plurality of electrically conducting fins. Each of the plurality of electrically conducting fins is located over one of the plurality of floating gates. The plurality of electrically conducting fins include a material other than polysilicon. The NAND device also includes a plurality of control gates. Each of the plurality of control gates is located adjacent to each of the plurality of floating gates and each of the plurality of electrically conducting fins.Type: GrantFiled: December 21, 2010Date of Patent: June 4, 2013Assignee: SanDisk Technologies Inc.Inventors: Johann Alsmeier, Vinod Purayath, James Kai, George Matamis
-
Patent number: 8451644Abstract: A non-volatile sampler including a row line for receiving an input signal to be sampled, the row line intersecting a number of column lines, non-volatile storage elements being disposed at intersections between the row line and the column lines; a bias voltage source connected to the column lines, the bias voltage source for selectively applying a bias voltage to at least one of the non-volatile storage elements to cause the at least one of the storage elements to store a sample of the input signal at the instance the bias voltage is applied.Type: GrantFiled: June 29, 2010Date of Patent: May 28, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Julien Borghetti, David A. Fattal, John Paul Strachan
-
Patent number: 8450836Abstract: A digital circuit portion (6) and an analog circuit portion (7) are formed in a surface portion of a semiconductor substrate (4). A via (20) is formed in a region between the digital circuit portion (6) and the analog circuit portion (7). The via (20) extends through the semiconductor substrate (4) from a front surface to a back surface thereof, and is made of a dielectric (2) having its surface covered by a metal (1). The metal (1) is grounded. Signal interference between the analog circuit portion (6) and the digital circuit portion (7) is reduced by the via (20).Type: GrantFiled: July 12, 2011Date of Patent: May 28, 2013Assignee: Panasonic CorporationInventors: Shinichiro Uemura, Yukio Hiraoka, Takayuki Kai
-
Patent number: 8445367Abstract: In a method of manufacturing a semiconductor device, a plurality of sacrificial layers and a plurality of insulating interlayers are repeatedly and alternately on a substrate. The insulating interlayers include a different material from a material of the sacrificial layers. At least one opening through the insulating interlayers and the sacrificial layers are formed. The at least one opening exposes the substrate. The seed layer is formed on an inner wall of the at least one opening using a first silicon source gas. A polysilicon channel is formed in the at least one opening by growing the seed layer. The sacrificial layers are removed to form a plurality of grooves between the insulating interlayers. A plurality of gate structures is formed in the grooves, respectively.Type: GrantFiled: November 2, 2011Date of Patent: May 21, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Tae Noh, Hun-Hyeong Lim, Ki-Hyun Hwang, Jin-Gyun Kim, Sang-Ryol Yang