Vertical Channel Patents (Class 438/138)
-
Patent number: 8202772Abstract: Semiconductor devices and methods of making the devices are described. The devices can be junction field-effect transistors (JFETs). The devices have raised regions with sloped sidewalls which taper inward. The sidewalls can form an angle of 5° or more from vertical to the substrate surface. The devices can have dual-sloped sidewalls in which a lower portion of the sidewalls forms an angle of 5° or more from vertical and an upper portion of the sidewalls forms an angle of <5° from vertical. The devices can be made using normal (i.e., 0°) or near normal incident ion implantation. The devices have relatively uniform sidewall doping and can be made without angled implantation.Type: GrantFiled: October 1, 2010Date of Patent: June 19, 2012Assignee: SS SC IP, LLCInventors: David C. Sheridan, Andrew P. Ritenour
-
Publication number: 20120146090Abstract: Transistor devices can be fabricated with an integrated diode using a self-alignment. The device includes a doped semiconductor substrate having one or more electrically insulated gate electrodes formed in trenches in the substrate. One or more body regions are formed in a top portion of the substrate proximate each gate trench. One or more source regions are formed in a self-aligned fashion in a top portion of the body regions proximate each gate trench. One or more thick insulator portions are formed over the gate electrodes on a top surface of the substrate with spaces between adjacent thick insulator portions. A metal is formed on top of the substrate over the thick insulator portions. The metal forms a self-aligned contact to the substrate through the spaces between the thick insulator portions. An integrated diode is formed under the self-aligned contact.Type: ApplicationFiled: December 14, 2010Publication date: June 14, 2012Applicant: Alpha and Omega Semiconductor IncorporatedInventors: Sik Lui, Anup Bhalla
-
Publication number: 20120126880Abstract: An embodiment of an IGBT device is integrated in a chip of semiconductor material including a substrate of a first type of conductivity, an active layer of a second type of conductivity formed on an inner surface of the substrate, a body region of the first type of conductivity extending within the active layer from a front surface thereof opposite the inner surface, a source region of the second type of conductivity extending within the body region from the front surface, a channel region being defined within the body region between the source region and the active layer, a gate element insulated from the front surface extending over the channel region, a collector terminal contacting the substrate on a rear surface thereof opposite the inner surface, an emitter terminal contacting the source region and the body region on the front surface, and a gate terminal contacting the gate element.Type: ApplicationFiled: November 18, 2011Publication date: May 24, 2012Applicant: STMICROELECTRONICS S.R.L.Inventor: Davide Giuseppe PATTI
-
Publication number: 20120126285Abstract: A vertical NPNP structure fabricated using a triple well CMOS process, as well as methods of making the vertical NPNP structure, methods of providing electrostatic discharge (ESD) protection, and design structures for a BiCMOS integrated circuit. The vertical NPNP structure may be used to provide on-chip protection to an input/output (I/O) pad from negative-voltage ESD events. A vertical PNPN structure may be also used to protect the same I/O pad from positive-voltage ESD events.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John B. Campi, JR., Shunhua T. Chang, Kiran V. Chatty, Robert J. Gauthier, JR., Junjun Li, Rahul Mishra, Mujahid Muhammad
-
Patent number: 8178409Abstract: The invention is related to a semiconductor device with alternately arranged P-type and N-type thin semiconductor layers and method for manufacturing the same. For P-type device, the method includes trench formation, thermal oxide formation on trench sidewalls, N-type silicon formation in trenches, N-type impurity diffusion through thermal oxide into P-type epitaxial layer, oxidation of N-type silicon in trenches and oxide removal. In the semiconductor device, N-type thin semiconductor layers are formed by N-type impurity diffusion through oxide to P-type epitaxial layers, and trenches are filled with oxide. With this method, relatively low concentration impurity in high voltage device can be realized by current mass production process, and the device development cost and manufacturing cost are decreased.Type: GrantFiled: July 8, 2010Date of Patent: May 15, 2012Assignee: Shanghai Hua Hong Nec Electronics Company, LimitedInventors: Shengan Xiao, Feng Han
-
Patent number: 8178947Abstract: There is provided a semiconductor device in which an amount of fluctuations in output capacitance and feedback capacitance is reduced. In a trench-type insulated gate semiconductor device, a width of a portion of an electric charge storage layer in a direction along which a gate electrode and a dummy gate are aligned is set to be at most 1.4 ?m.Type: GrantFiled: October 1, 2008Date of Patent: May 15, 2012Assignee: Mitsubishi Electric CorporationInventors: Tetsuo Takahashi, Yoshifumi Tomomatsu
-
Patent number: 8174066Abstract: A semiconductor device includes: a semiconductor layer; a first conductivity type region of a first conductivity type formed in a base layer portion of the semiconductor layer; a body region of a second conductivity type formed in the semiconductor layer to be in contact with the first conductivity type region; a trench formed by digging the semiconductor layer from the surface thereof to pass through the body region so that the deepest portion thereof reaches the first conductivity type region; a gate insulating film formed on the bottom surface and the side surface of the trench; a gate electrode buried in the trench through the gate insulating film; a source region of the first conductivity type formed in a surface layer portion of the semiconductor layer on a side in a direction orthogonal to the gate width with respect to the trench to be in contact with the body region; and a high-concentration region of the second conductivity type, formed in the body region on a position opposed to the trench in the dType: GrantFiled: August 8, 2008Date of Patent: May 8, 2012Assignee: Rohm Co., Ltd.Inventor: Naoki Izumi
-
Patent number: 8168480Abstract: An integrated structure of an IGBT and a diode includes a plurality of doped cathode regions, and a method of forming the same is provided. The doped cathode regions are stacked in a semiconductor substrate, overlapping and contacting with each other. As compared with other doped cathode regions, the higher a doped cathode region is disposed, the larger implantation area the doped cathode region has. The doped cathode regions and the semiconductor substrate have different conductive types, and are applied as a cathode of the diode and a collector of the IGBT. The stacked doped cathode regions can increase the thinness of the cathode, and prevent the wafer from being overly thinned and broken.Type: GrantFiled: September 21, 2009Date of Patent: May 1, 2012Assignee: Anpec Electronics CorporationInventors: Wei-Chieh Lin, Ho-Tai Chen, Jen-Hao Yeh, Li-Cheng Lin, Shih-Chieh Hung
-
Publication number: 20120088339Abstract: A vertical semiconductor device (e.g. a vertical power device, an IGBT device, a vertical bipolar transistor, a UMOS device or a GTO thyristor) is formed with an active semiconductor region, within which a plurality of semiconductor structures have been fabricated to form an active device, and below which at least a portion of a substrate material has been removed to isolate the active device, to expose at least one of the semiconductor structures for bottom side electrical connection and to enhance thermal dissipation. At least one of the semiconductor structures is preferably contacted by an electrode at the bottom side of the active semiconductor region.Type: ApplicationFiled: October 11, 2011Publication date: April 12, 2012Applicant: IO SEMICONDUCTOR, INC.Inventors: Stuart B. Molin, Michael A. Stuber
-
Patent number: 8153452Abstract: The semiconductor device is formed by forming a first metal film over a first main surface of a semiconductor wafer having a first thickness, performing back grinding to a second main surface of the semiconductor wafer thereby making a second thickness thinner than the first thickness and forming an insulation film pattern having a first insulation film and containing an annular insulation film pattern along the periphery of a second main surface of the semiconductor wafer over the second main surface along the periphery thereof. The second main surface of the semiconductor wafer is bonded to a pressure sensitive adhesive sheet thereby holding the device semiconductor wafer by way of the pressure sensitive adhesive sheet to a dicing frame in a state where the insulation film pattern is present.Type: GrantFiled: September 20, 2011Date of Patent: April 10, 2012Assignee: Renesas Electronics CorporationInventors: Haruo Amada, Kenji Shimazawa
-
Patent number: 8148758Abstract: A high-voltage field-effect device contains an extended drain or “drift” region including an embedded stack of JFET regions separated by intervening layers of the drift region. Each of the JFET regions is filled with material of an opposite conductivity type to that of the drift region, and the floor and ceiling of each JFET region is lined with an oxide layer. When the device is blocking a voltage in the off condition, the semiconductor material inside the JFET regions and in the drift region that separates the JFET regions is depleted. This improves the voltage-blocking ability of the device while conserving chip area. The oxide layer prevents dopant from the JFET regions from diffusing into the drift region.Type: GrantFiled: December 16, 2010Date of Patent: April 3, 2012Assignee: Alpha and Omega Semiconductor Inc.Inventor: Hamza Yilmaz
-
Patent number: 8148749Abstract: Various structures and methods for improving the performance of trench-shielded power semiconductor devices and the like are described. An exemplary device comprises a semiconductor region having a surface, a first area of the semiconductor region, a well region of a first conductivity type disposed in the semiconductor region and around the first area, and a plurality of trenches extending in a semiconductor region. Each trench haves a first end disposed in a first portion of the well region, a second end disposed in a second portion of the well region, and a middle portion between the first and second ends and disposed in the first area. Each trench further having opposing sidewalls lined with a dielectric layer, and a conductive electrode disposed on at least a portion of the dielectric layer.Type: GrantFiled: February 19, 2009Date of Patent: April 3, 2012Assignee: Fairchild Semiconductor CorporationInventors: Thomas E. Grebs, Mark Rinehimer, Joseph Yedinak, Dean E. Probst, Gary Dolny, John Benjamin
-
Patent number: 8145020Abstract: A semiconductor device includes a direct light-triggered thyristor triggered by an optical gate signal, a first optical fiber connected to the direct light-triggered thyristor and through which the optical gate signal is transmitted, a second optical fiber used to extend the first optical fiber, and a inter-optical-fiber relaying unit configured to connect the first optical fiber to the second optical fiber and to input the optical gate signal output from the second optical fiber to the first optical fiber.Type: GrantFiled: October 22, 2009Date of Patent: March 27, 2012Assignee: Toshiba Mitsubishi—Electric Industrial Systems CorporationInventor: Takafumi Fujimoto
-
Publication number: 20120061721Abstract: A power semiconductor device includes a first semiconductor layer of a first conductivity type, a first drift layer, and a second drift layer. The first drift layer includes a first epitaxial layer of the first conductivity type, a plurality of first first-conductivity-type pillar layers, and a plurality of first second-conductivity-type pillar layers. The second drift layer is formed on the first drift layer and includes a second epitaxial layer of the first conductivity type, a plurality of second second-conductivity-type pillar layers, a plurality of second first-conductivity-type pillar layers, a plurality of third second-conductivity-type pillar layers, and a plurality of third first-conductivity-type pillar layers. The plurality of second second-conductivity-type pillar layers are connected to the first second-conductivity-type pillar layers. The plurality of second first-conductivity-type pillar layers are connected to the first first-conductivity-type pillar layers.Type: ApplicationFiled: September 9, 2011Publication date: March 15, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kiyoshi KIMURA, Yasuto SUMI, Hiroshi OHTA, Hiroyuki IRIFUNE
-
Patent number: 8134142Abstract: The invention suggests a transistor (21) comprising a source (24) and a drain (29) as well as a barrier region (27) located between the source and the drain. The barrier region is separated from the source and the drain by intrinsic or lowly doped regions (26, 28) of a semiconductor material. Potential barriers are formed at the interfaces of the barrier region and the intrinsic or lowly doped regions. A gate electrode (32) is provided in the vicinity of the potential barriers such that the effective height and/or width of the potential barriers can be modulated by applying an appropriate voltage to the gate electrode.Type: GrantFiled: January 24, 2007Date of Patent: March 13, 2012Assignee: NXP B.V.Inventors: Godefridus Hurkx, Prabhat Agarwal
-
Publication number: 20120056241Abstract: A semiconductor device includes a drift layer, a base layer on the drift layer, and trench gate structures. Each trench gate structure includes a trench reaching the drift layer by penetrating the base layer, a gate insulation layer on a wall surface of the trench, and a gate electrode on the gate insulation layer. A bottom portion of the trench gate structure is located in the drift layer and expands in a predetermined direction so that a distance between the bottom portions of adjacent trench gate structures is less than a distance between opening portions of adjacent trench gate structures in the direction. A thickness of the gate insulation layer is greater in the bottom portion than in the opening portion.Type: ApplicationFiled: September 6, 2011Publication date: March 8, 2012Applicant: DENSO CORPORATIONInventors: Masakiyo SUMITOMO, Yasushi Higuchi, Shigemitsu Fukatsu
-
Publication number: 20120058607Abstract: In one embodiment, a method comprises forming an epitaxial layer over a substrate of an opposite conductivity type, the epitaxial layer being separated by a buffer layer having a doping concentration that is substantially constant in a vertical direction down to the buffer layer. A pair of spaced-apart trenches is formed in the epitaxial layer from a top surface of the epitaxial layer down at least into the buffer layer. A dielectric material is formed in the trenches over the first and second sidewall portions. Source/collector and body regions of are formed at the top of the epitaxial layer, the body region separating the source/collector region of the pillar from a drift region of the epitaxial layer that extends from the body region to the buffer layer. An insulated gate member is then formed in each of the trenches adjacent to and insulated from the body region.Type: ApplicationFiled: November 8, 2011Publication date: March 8, 2012Applicant: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee
-
Patent number: 8119459Abstract: Disclosed herein is an improved recessed thyristor-based memory cell. The disclosed cell comprises in one embodiment a conductive plug recessed into the bulk of the substrate, which is coupled to or comprises the enable gate of the cell. Vertically disposed around this recessed gate is a thyristor, whose anode (source; p-type region) is connected to the bit line and cathode (drain; n-type region) is connected to the word line. Aside from the recessed enable gate, the disclosed cell comprises no other gate, such as an access transistor, and hence is essentially a one-transistor device. As a result, and as facilitated by the vertical disposition of the thyristor, the disclosed cell takes up a small amount of area on an integrated circuit when compared to a traditional DRAM cell. Moreover, the disclosed cell is simple to manufacture in its various embodiments, and is easy to configure into an array of cells.Type: GrantFiled: March 2, 2011Date of Patent: February 21, 2012Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Publication number: 20120037922Abstract: The invention provides an ultra-low-on-resistance, excellent-reliability semiconductor device that can finely be processed using SiC and a semiconductor device producing method.Type: ApplicationFiled: January 6, 2010Publication date: February 16, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroshi Kono, Takashi Shinohe, Makoto Mizukami
-
Patent number: 8093122Abstract: A method for fabricating a vertical channel transistor includes forming a structure including a plurality of trimmed pillar patterns, forming a conductive layer for a gate electrode including a seam over a resultant structure with the pillar patterns, performing an etch-back process until the seam is exposed, and forming a gate electrode by etching the etch-backed conductive layer.Type: GrantFiled: June 27, 2008Date of Patent: January 10, 2012Assignee: Hynix Semiconductor Inc.Inventor: Chun-Hee Lee
-
Patent number: 8093621Abstract: In one embodiment, a power transistor device comprises a substrate that forms a PN junction with an overlying buffer layer. The power transistor device further includes a first region, a drift region that adjoins a top surface of the buffer layer, and a body region. The body region separates the first region from the drift region. First and second dielectric regions respectively adjoin opposing lateral sidewall portions of the drift region. The dielectric regions extend in a vertical direction from at least just beneath the body region down at least into the buffer layer. First and second field plates are respectively disposed in the first and second dielectric regions. A trench gate that controls forward conduction is disposed above the dielectric region adjacent to and insulated from the body region.Type: GrantFiled: December 23, 2008Date of Patent: January 10, 2012Assignee: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee
-
Patent number: 8084811Abstract: Power devices with super junctions and associated methods of manufacturing are disclosed herein. In one embodiment, a method for forming a power device includes forming an epitaxial layer on a substrate material and forming a trench in the epitaxial layer. The trench has a first sidewall, a second sidewall, and a bottom between the first and second sidewalls. The method also includes forming an insulation material on at least one of the first and second sidewalls of the trench and diffusing a dopant into the epitaxial layer via at least one of the first and second sidewalls of the trench via the insulation material.Type: GrantFiled: October 8, 2009Date of Patent: December 27, 2011Assignee: Monolithic Power Systems, Inc.Inventors: Donald R. Disney, Michael R. Hsing
-
Publication number: 20110309423Abstract: A semiconductor device having a trench gate and method for manufacturing is disclosed. One embodiment includes a first semiconductor area and a second semiconductor area, a semiconductor body area between the first semiconductor area and the second semiconductor area, and a gate arranged in a trench and separated from the semiconductor body by an insulation layer, wherein the trench has a top trench portion which extends from the semiconductor surface at least to a depth which is greater than a depth of the first semiconductor area, wherein the trench further has a bottom trench portion extending subsequent to the top trench portion at least up to the second semiconductor area, and wherein the top trench portion has a first lateral dimension and the bottom trench portion has a second lateral dimension which is greater than the first lateral dimension.Type: ApplicationFiled: August 25, 2011Publication date: December 22, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Christian Foerster, Georg Ehrentraut, Frank Pfirsch, Thomas Raker
-
Publication number: 20110284923Abstract: A semiconductor device includes: a first semiconductor region; a second semiconductor region provided on a first major surface of the first semiconductor region; a first major electrode; a third semiconductor region provided in a part of a third major surface of the second semiconductor region; a fourth semiconductor region provided in a part of a fourth major surface of the third semiconductor region; a second major electrode; a control electrode; a fifth semiconductor region; and a sixth semiconductor. The fifth semiconductor region is provided passing through the fourth semiconductor region along a direction perpendicular to the fourth major surface of the third semiconductor region. The sixth semiconductor region is provided in contact with a bottom part of the fourth semiconductor region, and has a higher impurity concentration than the third semiconductor region.Type: ApplicationFiled: March 18, 2011Publication date: November 24, 2011Applicant: Kabushiki Kaisha ToshibaInventor: Shuji KAMATA
-
Publication number: 20110284949Abstract: A vertical transistor and a method of fabricating the vertical transistor are provided. The vertical transistor has a substrate, a first electrode formed on the substrate, a first insulation layer formed on the first electrode, with a portion of the first electrode exposed from the first insulation layer and having a thickness greater than 50 nm and no more than 300 nm, a grid electrode formed on the first insulation layer, a semiconductor layer formed on the first electrode, and a second electrode formed on the semiconductor layer.Type: ApplicationFiled: May 24, 2010Publication date: November 24, 2011Applicant: National Chiao Tung UniversityInventors: Hsin-Fei Meng, Hsiao-Wen Zan, Yu-Chiang Chao
-
Publication number: 20110281406Abstract: A manufacturing method is disclosed which ensures strength of a wafer and improves device performance. A thermal diffusion layer is formed from a front surface of a wafer. A tapered groove which reaches the thermal diffusion layer is formed from a back surface by anisotropic etching with alkaline solution. In-groove thermal diffusion layer is formed on side wall surfaces of the groove. A separation layer of a reverse blocking IGBT is configured of the thermal diffusion layer and the in-groove diffusion layer. The thermal diffusion layer is formed shallowly by forming the in-groove diffusion layer. It is possible to considerably reduce thermal diffusion time. By carrying out an ion implantation forming the in-groove diffusion layer and an ion implantation forming a collector layer separately, it is possible to select an optimum value for tradeoff between turn-on voltage and switching loss, while ensuring reverse blocking voltage of the reverse blocking IGBT.Type: ApplicationFiled: May 17, 2011Publication date: November 17, 2011Applicant: FUJI ELECTRIC CO., LTD.Inventors: Masaaki OGINO, Hiroki WAKIMOTO, Masayuki MIYAZAKI
-
Patent number: 8058655Abstract: Semiconductor devices and methods of making the devices are described. The devices can be junction field-effect transistors (JFETs). The devices have raised regions with sloped sidewalls which taper inward. The sidewalls can form an angle of 5° or more from vertical to the substrate surface. The devices can have dual-sloped sidewalls in which a lower portion of the sidewalls forms an angle of 5° or more from vertical and an upper portion of the sidewalls forms an angle of <5° from vertical. The devices can be made using normal (i.e., 0°) or near normal incident ion implantation. The devices have relatively uniform sidewall doping and can be made without angled implantation.Type: GrantFiled: November 5, 2009Date of Patent: November 15, 2011Assignee: SS SC IP, LLCInventors: David C. Sheridan, Andrew P. Ritenour
-
Patent number: 8044462Abstract: An electronic device includes a semiconductor substrate of a first conductivity type and a drain layer adjacent the semiconductor substrate and having a plurality of drains. The drain layer includes a first semiconductor layer of the first conductivity type adjacent the semiconductor substrate, and at least one second semiconductor layer of a second conductivity type adjacent the first semiconductor layer. Moreover, a plurality of first column regions of the first conductivity type extends through the at least one second semiconductor layer to contact the first semiconductor layer. A plurality of second column regions of the second conductivity type delimits the plurality of first column regions. Furthermore, a plurality of body regions of the second conductivity type are adjacent respective ones of the plurality of second column regions.Type: GrantFiled: February 12, 2008Date of Patent: October 25, 2011Assignee: STMicroelectronics S.R.L.Inventors: Monica Micciche, Antonio Giuseppe Grimaldi, Luigi Arcuri
-
Publication number: 20110254051Abstract: A semiconductor device includes an n-conductive type semiconductor substrate having a main side and a rear side, a p-conductive type layer arranged over the main side of the substrate, a main side n-conductive type region arranged in the p-conductive type layer, a rear side n-conductive type layer arranged over the rear side of the substrate, a first trench which reaches the substrate and penetrates the main side n-conductive type region and the p-conductive type layer, a second trench which reaches an inside of the p-conductive type layer, a second electrode layer, which is embedded in the second trench and connected to the p-conductive type layer. Hereby, the semiconductor device, in which the recovery property of a diode cell can be improved without damaging the property of a MOS transistor cell or an IGBT cell and the surge withstand property does not deteriorate, can be obtained.Type: ApplicationFiled: June 28, 2011Publication date: October 20, 2011Applicant: DENSO CORPORATIONInventors: Yukio Tsuzuki, Makoto Asai
-
Publication number: 20110254050Abstract: An insulated gate bipolar transistor (IGBT) is provided comprising a semiconductor substrate having the following regions in sequence: (i) a first region of a first conductive type having opposing surfaces, a column region of a second conductive type within the first region extending from a first of said opposing surfaces; (ii) a drift region of the second conductive type; (iii) a second region of the first conductive type, and (iv) a third region of the second conductive type. There is provided a gate electrode disposed to form a channel between the third region and the drift region, a first electrode operatively connected to the second region and the third region, a second electrode operatively connected to the first region and the column region.Type: ApplicationFiled: April 15, 2010Publication date: October 20, 2011Inventors: Florin Udrea, Chih-Wei Hsu, Wei-Chieh Lin
-
Publication number: 20110244638Abstract: A semiconductor device manufacturing method is a method of forming a semiconductor device that includes a cell part that includes plural transistor cells in each of which a gate of a trench type is formed in a semiconductor layer, and diffused layers are formed on both sides of the gate, and a guard ring part that surrounds the cell part. The semiconductor device manufacturing method includes forming an interlayer dielectric film on a surface of the semiconductor layer in which the gate and the diffused layers are formed; reducing a thickness of the interlayer dielectric film formed in the cell part through etch back; forming a contact part having a shape of a hole or a groove in the interlayer dielectric film at a position above the diffused layer; and forming a metal film on the interlayer dialectic film.Type: ApplicationFiled: March 24, 2011Publication date: October 6, 2011Applicant: MITSUMI ELECTRIC CO., LTD.Inventors: Hiroaki KIKUCHI, Katsunori KONDO, Shigeru SHINOHARA, Osamu TAKAHASHI, Tomoaki YAMABAYASHI
-
Publication number: 20110233607Abstract: According to one embodiment, a semiconductor device includes a first semiconductor layer of a first conductivity type, a first semiconductor region of a second conductivity type, a second semiconductor region of the first conductivity type, a third semiconductor region of the first conductivity type, a fourth semiconductor region of the second conductivity type, and a control electrode. The first semiconductor region is provided selectively on a first major surface of the first semiconductor layer. The second semiconductor region is provided selectively on the first major surface in contact with the first semiconductor region. The third semiconductor region is provided selectively on a surface of the first semiconductor region. The fourth semiconductor region is provided to face a projecting surface between a side surface and a bottom surface of the first semiconductor region with the second semiconductor region interposed.Type: ApplicationFiled: March 17, 2011Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Satoshi Yanagisawa, Shuji Kamata
-
Publication number: 20110215373Abstract: A system and a method are disclosed for manufacturing double epitaxial layer N-type lateral diffusion metal oxide semiconductor transistors. In one embodiment two N-type buried layers are used to minimize the operation of a parasitic PNP bipolar transistor. The use of two N-type buried layers increases the base width of the parasitic PNP bipolar transistor without significantly decreasing the peak doping profiles in the two N-type buried layers. In one embodiment two N-type buried layers and one P-type buried layer are used to form a protection NPN bipolar transistor that minimizes the operation of parasitic NPN bipolar transistor. The N-type lateral diffusion metal oxide semiconductor transistors of the invention are useful in inductive full load or half bridge converter circuits that drive very high current.Type: ApplicationFiled: May 16, 2011Publication date: September 8, 2011Applicant: National Semiconductor CorporationInventor: Taehun Kwon
-
Publication number: 20110215371Abstract: Semiconductor devices including a plurality of thyristor-based memory cells, each having a cell size of 4F2, and methods for forming the same are provided. The thyristor-based memory cells each include a thyristor having vertically superposed regions of alternating dopant types, and a control gate. The control gate may be electrically coupled with one or more of the thyristors and may be operably coupled to a voltage source. The thyristor-based memory cells may be formed in an array on a conductive strap, which may function as a cathode or a data line. A system may be formed by integrating the semiconductor devices with one or more memory access devices or conventional logic devices, such as a complementary metal-oxide-semiconductor (CMOS) device.Type: ApplicationFiled: March 2, 2010Publication date: September 8, 2011Applicant: MICRON TECHNOLOGY, INC.Inventor: Sanh D. Tang
-
Publication number: 20110204413Abstract: In order to improve characteristics of an IGBT, particularly, to reduce steady loss, turn-off time and turn-off loss, a thickness of a surface semiconductor layer is set to about 20 nm to 100 nm in an IGBT including: a base layer; a buried insulating film provided with an opening part; the surface semiconductor layer connected to the base layer below the opening part; a p type channel forming layer formed in the surface semiconductor layer; an n+ type source layer; a p+ type emitter layer; a gate electrode formed over the surface semiconductor layer via a gate insulating film; an n+ type buffer layer; and a p type collector layer.Type: ApplicationFiled: February 25, 2010Publication date: August 25, 2011Inventors: Daisuke Arai, Yoshito Nakazawa, Norio Hosoya
-
Patent number: 7999317Abstract: A p-type body region and an n-type buffer region are formed on an n? drift region. An n++ emitter region and a p++ contact region are formed on the p-type body region in contact with each other. A p++ collector region is formed on the n-type buffer region. An insulating film is formed on the n? drift region, and a gate insulating film is formed on the n++ emitter region, the p-type body region, and the n drift region. A gate electrode is formed on the insulating film and the gate insulating film. A p+ low-resistivity region is formed in the p-type body region and surrounding the interface between the n++ emitter region and between the p-type body region and the p++ contact region. The p-type body region has two local maxima of an impurity concentration profile at the interface between the body region and the gate insulating film.Type: GrantFiled: January 9, 2009Date of Patent: August 16, 2011Assignee: Fuji Electric Systems Co., Ltd.Inventors: Hong-Fei Lu, Mizushima Tomonori
-
Publication number: 20110186907Abstract: A sinker layer is in contact with a first conductivity-type well and a second conductivity-type drift layer, respectively, and is separated from a first conductivity-type collector layer. A second conductivity-type diffusion layer (second second-conductivity-type high-concentration diffusion layer) is formed in the surface layer of the sinker layer. The second conductivity-type diffusion layer has a higher impurity concentration than that of the sinker layer. The second conductivity-type diffusion layer and the first conductivity-type collector layer are isolated from each other with an element isolation insulating film interposed therebetween.Type: ApplicationFiled: January 31, 2011Publication date: August 4, 2011Applicant: Renesas Electronics CorporationInventor: Hiroki FUJII
-
Patent number: 7977165Abstract: Provided is a technology capable of improving a production yield of a semiconductor device having, for example, IGBG as a semiconductor element. After formation of an interconnect on the surface side of a semiconductor substrate, a supporting substrate covering the interconnect is bonded onto the interconnect. Then, a BG tape is overlapped and bonded onto the supporting substrate and the semiconductor substrate is ground from the backside. The BG tape is then peeled off and an impurity is introduced into the backside of the semiconductor substrate by ion implantation. Then, the supporting substrate is peeled off, followed by heat treatment of the semiconductor substrate.Type: GrantFiled: December 22, 2009Date of Patent: July 12, 2011Assignee: Renesas Electronics CorporationInventors: Hidekazu Okuda, Haruo Amada, Taizo Hashimoto
-
Publication number: 20110156093Abstract: The power transistor configured to be integrated into a trench-isolated thick layer SOI-technology with an active silicon layer with a thickness of about 50 ?m. The power transistor may have a lower resistance than the DMOS transistor and a faster switch-off behavior than the IGBT.Type: ApplicationFiled: June 15, 2009Publication date: June 30, 2011Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventor: Ralf Lerner
-
Publication number: 20110151629Abstract: Disclosed herein is an improved recessed thyristor-based memory cell. The disclosed cell comprises in one embodiment a conductive plug recessed into the bulk of the substrate, which is coupled to or comprises the enable gate of the cell. Vertically disposed around this recessed gate is a thyristor, whose anode (source; p-type region) is connected to the bit line and cathode (drain; n-type region) is connected to the word line. Aside from the recessed enable gate, the disclosed cell comprises no other gate, such as an access transistor, and hence is essentially a one-transistor device. As a result, and as facilitated by the vertical disposition of the thyristor, the disclosed cell takes up a small amount of area on an integrated circuit when compared to a traditional DRAM cell. Moreover, the disclosed cell is simple to manufacture in its various embodiments, and is easy to configure into an array of cells.Type: ApplicationFiled: March 2, 2011Publication date: June 23, 2011Applicant: Micron Technology, Inc.Inventor: Chandra Mouli
-
Publication number: 20110127576Abstract: A bipolar power semiconductor component configured as an IGBT includes a semiconductor body, in which a p-doped emitter, an n-doped base, a p-doped base and an n-doped main emitter are arranged successively in a vertical direction. The p-doped emitter has a number of heavily p-doped zones having a locally increased p-type doping.Type: ApplicationFiled: February 7, 2011Publication date: June 2, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Uwe Kellner-Werdehausen, Reiner Barthelmess
-
Patent number: 7943444Abstract: A semiconductor device includes a tube-type channel formed over a semiconductor substrate. The tube-type channel is connected to first and second conductive lines. A bias electrode is formed in the tube-type channel. The bias electrode is connected to the semiconductor substrate. An insulating film is disposed between the tube-type channel and the bias electrode. A surrounding gate electrode is formed over the tube-type channel.Type: GrantFiled: February 12, 2010Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sung Woong Chung
-
Publication number: 20110095302Abstract: An object is to provide a semiconductor device and its manufacturing method in which delay in switching and non-uniform operations are prevented and in which stresses occurring in trench regions are alleviated as much as possible. A gate electrode in a gate trench is formed of a polysilicon layer and a gate tungsten layer that is lower resistant than the polysilicon layer. Also, a source electrode is formed of source tungsten layers buried in source trenches and an AlSi layer in contact with the source tungsten layers and covering source layers and the gate electrodes with a thick insulating film interposed therebetween.Type: ApplicationFiled: June 29, 2010Publication date: April 28, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Toshiaki HIKICHI
-
Patent number: 7932538Abstract: According to embodiments, an insulated gate bipolar transistor (IGBT) may include a first conductive type collector ion implantation area, formed within a substrate, second conductive type first buffer layers, formed over the collector ion implantation area and each including a first segment buffer layer and a second segment buffer layer, a first conductive type poly layer formed from a surface of the substrate to the collector ion implantation area, the first conductive type poly layer having a contact structure, a second buffer layer of the second conductive type, formed in the substrate area next to the first conductive type poly layer. According to embodiments, a segment buffer layer may have different concentrations according areas. Accordingly, amounts of hole currents injected through the buffer layers may differ according to areas.Type: GrantFiled: December 26, 2008Date of Patent: April 26, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Sang-Yong Lee
-
Publication number: 20110081752Abstract: A thin semiconductor wafer, on which a top surface structure and a bottom surface structure that form a semiconductor chip are formed, is affixed to a supporting substrate by a double-sided adhesive tape. Then, on the thin semiconductor wafer, a trench to become a scribing line is formed by wet anisotropic etching with a crystal face exposed so as to form a side wall of the trench. On the side wall of the trench with the crystal face thus exposed, an isolation layer for holding a reverse breakdown voltage is formed by ion implantation and low temperature annealing or laser annealing so as to be extended to the top surface side while being in contact with a p collector region as a bottom surface diffused layer. Then, laser dicing is carried out to neatly dice a collector electrode, formed on the p collector region, together with the p collector region, without presenting any excessive portions and any insufficient portions under the isolation layer.Type: ApplicationFiled: May 24, 2010Publication date: April 7, 2011Applicant: FUJI ELECTRIC SYSTEMS CO., LTD.Inventors: Kazuo SHIMOYAMA, Manabu TAKEI, Haruo NAKAZAWA
-
Publication number: 20110073906Abstract: This invention discloses a method for manufacturing a semiconductor power device in a semiconductor substrate comprises an active cell area and a termination area.Type: ApplicationFiled: September 30, 2009Publication date: March 31, 2011Inventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla
-
Publication number: 20110062489Abstract: An improved power device with a self-aligned suicide and a method for fabricating the device are disclosed. An example power device is a vertical power device that includes contacts formed on gate and body contact regions by an at least substantially self-aligned silicidation (e.g., salicide) process. The example device may also include one or more sidewall spacers that are each at least substantially aligned between edges of the gate region and the body contact region. The body contact region may also be implanted into the device in at least substantial self-alignment to the sidewall spacer. The method may also include an at least substantially self-aligned silicon etch.Type: ApplicationFiled: September 11, 2009Publication date: March 17, 2011Inventors: Donald R. Disney, Ognjen Milic
-
Publication number: 20110049564Abstract: This invention discloses a method for manufacturing a semiconductor power device in a semiconductor substrate comprises an active cell area and a termination area.Type: ApplicationFiled: August 31, 2009Publication date: March 3, 2011Inventors: Lingpeng Guan, Anup Bhalla, Madhur Bobde, Tinggang Zhu
-
Patent number: 7892896Abstract: A semiconductor device includes: a substrate; a first junction region and a second junction region formed separately from each other to a certain distance in the substrate; an etch barrier layer formed in the substrate underneath the first junction region; and a plurality of recess channels formed in the substrate between the first junction region and the second junction region.Type: GrantFiled: March 3, 2010Date of Patent: February 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sang-Oak Shim
-
Publication number: 20110037096Abstract: Semiconductor structures and methods of manufacture semiconductors are provided which relate to heterojunction bipolar transistors. The method includes forming two devices connected by metal wires on a same wiring level. The metal wire of a first of the two devices is formed by selectively forming a metal cap layer on copper wiring structures.Type: ApplicationFiled: August 11, 2009Publication date: February 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James S. DUNN, Alvin J. JOSEPH, Anthony K. STAMPER