Closed Or Loop Gate Patents (Class 438/284)
-
Patent number: 7541245Abstract: A semiconductor device includes a semiconductor substrate, an insulating film projected on a surface of the semiconductor substrate, a semiconductor film provided on a side surface of the insulating film, and MIS transistor formed in the semiconductor film, the MIS transistor having source, gate and drain region. The semiconductor device further includes a gate electrode provided on the gate region of the MIS transistor, the length of the gate electrode being larger than the thickness of the semiconductor film.Type: GrantFiled: December 12, 2006Date of Patent: June 2, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hirohisa Kawasaki, Kazunari Ishimaru
-
Patent number: 7514327Abstract: An electronically scannable multiplexing device is capable of addressing multiple bits within a volatile or non-volatile memory cell. The multiplexing device generates an electronically scannable conducting channel with two oppositely formed depletion regions. The depletion width of each depletion region is controlled by a voltage applied to a respective control gate at each end of the multiplexing device. The present multi-bit addressing technique allows, for example, 10 to 100 bits of data to be accessed or addressed at a single node. The present invention can also be used to build a programmable nanoscale logic array or for randomly accessing a nanoscale sensor array.Type: GrantFiled: October 28, 2007Date of Patent: April 7, 2009Assignee: International Business Machines CorporationInventors: Hemantha Kumar Wickramasinghe, Kailash Gopalakrishnan
-
Patent number: 7514325Abstract: Example embodiments of the present invention relate to a semiconductor device and methods of fabricating the same. Other example embodiments of the present invention relate to a fin-field effect transistor (Fin-FET) having a fin-type channel region and methods of fabricating the same. A Fin-FET having a gate all around (GAA) structure that may use an entire area around a fin as a channel region is provided. The Fin-FET having the GAA structure includes a semiconductor substrate having a body, a pair of support pillars and a fin. The pair of support pillars may protrude from the body. A fin may be spaced apart from the body and may have ends connected to and supported by the pair of support pillars. A gate electrode may surround at least a portion of the fin of the semiconductor substrate. The gate electrode may be insulated from the semiconductor substrate. A gate insulation layer may be interposed between the gate electrode and the fin of the semiconductor substrate.Type: GrantFiled: August 18, 2006Date of Patent: April 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Pil Kim, Jae-Woong Hyun, Yoon-Dong Park, Won-Joo Kim, Dong-Gun Park, Choong-Ho Lee
-
Patent number: 7510955Abstract: A multi-fin field effect transistor includes a substrate, an oxide layer, a conductive layer, a gate oxide layer, and a doped region is provided. The substrate is surrounded by a trench, and there are at least two fin-type silicon layers formed in the substrate in a region prepared to form a gate thereon. The oxide layer is disposed in the trench and the top surface of the oxide layer is lower than that of the fin-type silicon layers. The conductive layer is disposed in the region prepared to form a gate. The top surface of the conductive layer is higher than that of the fin-type silicon layers. The gate oxide layer is disposed between the conductive layer and the fin-type silicon layers and disposed between the conductive layer and the substrate. The doped region is disposed in the substrate on both sides of the conductive layer.Type: GrantFiled: August 2, 2006Date of Patent: March 31, 2009Assignee: ProMOS Technologies Inc.Inventor: Hsiao-Che Wu
-
Patent number: 7501674Abstract: Disclosed is a fin transistor and a planar transistor and a method of forming the same. The fin transistor and the planar transistor are formed to have gate electrodes with similar thicknesses by selectively recessing a semiconductor substrate in a planar region where the planar transistor is formed.Type: GrantFiled: October 6, 2005Date of Patent: March 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, Yu-Gyun Shin, Jong-Wook Lee, Min-Gu Kang
-
Patent number: 7498621Abstract: A two-dimensional, temporally modulated electromagnetic wavefield, preferably in the ultraviolet, visible or infrared spectral range, can be locally detected and demodulated with one or more sensing elements. Each sensing element consists of a resistive, transparent electrode (E) on top of an insulated layer (O) that is produced over a semiconducting substrate whose surface is electrically kept in depletion. The electrode (E) is connected with two or more contacts (C1; C2) to a number of clock voltages that are operated synchronously with the frequency of the modulated wavefield. In the electrode and in the semiconducting substrate lateral electric fields are created that separate and transport photogenerated charge pairs in the semiconductor to respective diffusions (D1; D2) close to the contacts (C1; C2).Type: GrantFiled: June 5, 2003Date of Patent: March 3, 2009Assignee: MESA Imaging AGInventor: Peter Seitz
-
Patent number: 7465610Abstract: A fully protected H-bridge for a d-c motor consists of two high side MOSFETs and a control and logic IC on a first conductive heat sink all within a first package and two discrete low side MOSFETs. The entire bridge is controlled by the IC. Shoot thru protection is provided for each leg, and a PMW soft start sequence is provided through the control of the low side MOSFETs, programed by an external, chargeable RC circuit. Input signals to the high side MOSFETs select the operation modes. Protective circuits are provided for short circuit current and over current conditions. Sleep mode and braking/non braking control is also provided.Type: GrantFiled: August 14, 2006Date of Patent: December 16, 2008Assignee: International Rectifier CorporationInventors: Bruno C. Nadd, Vincent Thiery, Xavier de Frutos, Chik Yam Lee
-
Patent number: 7456476Abstract: A nonplanar semiconductor device and its method of fabrication is described. The nonplanar semiconductor device includes a semiconductor body having a top surface opposite a bottom surface formed above an insulating substrate wherein the semiconductor body has a pair laterally opposite sidewalls. A gate dielectric is formed on the top surface of the semiconductor body on the laterally opposite sidewalls of the semiconductor body and on at least a portion of the bottom surface of semiconductor body. A gate electrode is formed on the gate dielectric, on the top surface of the semiconductor body and adjacent to the gate dielectric on the laterally opposite sidewalls of semiconductor body and beneath the gate dielectric on the bottom surface of the semiconductor body. A pair source/drain regions are formed in the semiconductor body on opposite sides of the gate electrode.Type: GrantFiled: June 27, 2003Date of Patent: November 25, 2008Assignee: Intel CorporationInventors: Scott A. Hareland, Robert S. Chau, Brian S. Doyle, Rafael Rios, Tom Linton, Suman Datta
-
Patent number: 7456481Abstract: A semiconductor device includes a first device region including a plurality of source regions and a plurality of drain regions of first conductivity type transistors, a plurality of loop-shaped gate electrode regions of the first conductivity type transistors, a second device region including a plurality of source regions and a plurality of drain regions of a second conductivity type transistors, a plurality of loop-shaped gate electrode regions of the second conductivity type transistors, a first wiring configured to supply a first voltage to at least one of the source regions of the first device region, a second wiring configured to supply a second voltage to at least one of the source regions of the second device region, and a third wiring electrically coupled to the drain regions of the first and second device regions and to the gate electrode regions of the first and the second conductivity type transistors.Type: GrantFiled: August 1, 2006Date of Patent: November 25, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Inaba, Makoto Fujiwara
-
Patent number: 7452758Abstract: There is a FinFET device. The device has a silicon substrate, an oxide layer, and a polysilicone gate. The silicon substrate defines a planar body, a medial body, and a fin. The planar body, the medial body, and the fin are integrally connected. The medial body connects the planar body and the fin. The planar body extends generally around the medial body. The fin is situated to extend substantially from a first side of the substrate to an opposing second side of the substrate. The fin is substantially perpendicularly disposed with respect to the planar body. The first oxide layer is situated on the planar body between the planar body and the fin. The oxide layer extends substantially around the medial body. The polysilicone gate is situated on the oxide layer to extend substantially from a third side to an opposing fourth side of the substrate. The gate is situated to extend across the fin proximal to a medial portion of an upper surface of the fin. There is also a process for making a FinFET device.Type: GrantFiled: March 14, 2007Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Haining S. Yang
-
Patent number: 7452778Abstract: Nano-wires, preferably of less than 20 nm diameter, can be formed with minimized risk of narrowing and breaking that results from silicon atom migration during an annealing process step. This is accomplished by masking portion of the active layer where silicon atomer would otherwise agglomerate with a material such as silicon dioxide, silicon nitride, or other dielectric that eliminates or substantially reduces the silicon atom migration. Nano-wires, nanotubes, nano-rods, and other features can be formed and can optionally be incorporated into devices, such as by use as a channel region in a transistor device.Type: GrantFiled: April 12, 2005Date of Patent: November 18, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Wei Chen, Yee-Chia Yeo, Di-Hong Lee, Fu-Liang Yang, Chenming Hu
-
Publication number: 20080277738Abstract: Some embodiments include memory cells containing vertical floating bodies, and containing gates which entirely laterally surround the floating bodies. Some embodiments include memory banks which contain multiple memory cells extending from a conductively-doped diffusion region. Some embodiments include memory arrays in which electrically insulative partitions extend through a conductively-doped diffusion region to divide the diffusion region into a plurality of lines, and in which multiple memory cells extend vertically upward from each of such lines. Some embodiments include electronic systems containing processors in data communication with memory, and in which the memory includes an array of zero capacitor one transistor memory cells. Some embodiments include methods of forming vertically-extending memory cells. Some embodiments include methods of forming of banks of memory cells in which all of the memory cells extend to a conductively-doped region.Type: ApplicationFiled: May 8, 2007Publication date: November 13, 2008Inventor: Venkat Ananthan
-
Patent number: 7439139Abstract: A fully depleted castellated-gate MOSFET device is disclosed along with a method of making the same. The device has robust I/O applications, and includes a semiconductor substrate body having an upper portion with an upper end surface and a lower portion with a lower end surface. A source region, a drain region, and a channel-forming region between the source and drain regions are all formed in the semiconductor substrate body. Trench isolation insulator islands surround the source and drain regions as well as the channel-forming region. The channel-forming region is made up of a plurality of thin, spaced, vertically-orientated conductive channel elements that span longitudinally along the device between the source and drain regions. A gate structure is also provided in the form of a plurality of spaced, castellated gate elements interposed between the channel elements.Type: GrantFiled: March 23, 2007Date of Patent: October 21, 2008Inventor: John J. Seliskar
-
Patent number: 7435653Abstract: A field effect transistor is formed having wrap-around, vertically-aligned, dual gate electrodes. Starting with a silicon-on-insulator (SOI) structure having a buried silicon island, a vertical reference edge is defined, by creating a cavity within the SOI structure, and used during two etch-back steps that can be reliably performed. The first etch-back removes a portion of an oxide layer for a first distance over which a gate conductor material is then applied. The second etch-back removes a portion of the gate conductor material for a second distance. The difference between the first and second distances defines the gate length of the eventual device. After stripping away the oxide layers, a vertical gate electrode is revealed that surrounds the buried silicon island on all four side surfaces.Type: GrantFiled: April 13, 2007Date of Patent: October 14, 2008Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell
-
Publication number: 20080246021Abstract: A single electron transistor includes source/drain layers disposed apart on a substrate, at least one nanowire channel connecting the source/drain layers, a plurality of oxide channel areas in the nanowire channel, the oxide channel areas insulating at least one portion of the nanowire channel, a quantum dot in the portion of the nanowire channel insulated by the plurality of oxide channel areas, and a gate electrode surrounding the quantum dot.Type: ApplicationFiled: October 3, 2007Publication date: October 9, 2008Inventors: Sung-Dae Suk, Kyoung-Hwan Yeo, Ming Li, Yun-Young Yeoh
-
Publication number: 20080230853Abstract: In a transistor and a method of manufacturing the same, the transistor includes a channel layer arranged on a substrate, a source electrode and a drain electrode formed on the substrate so as to contact respective ends of the channel layer, a gate insulating layer surrounding the channel layer between the source electrode and the drain electrode, and a gate electrode surrounding the gate insulating layer.Type: ApplicationFiled: November 28, 2007Publication date: September 25, 2008Inventors: Jae-Eun Jang, Seung-Nam Cha, Jae-Eun Jung, Yong-Wan Jin
-
Patent number: 7427541Abstract: A structure to form an energy well within a Carbon nanotube is described. The structure includes a doped semiconductor region and an undoped semiconductor region. The Carbon nanotube is between the doped semiconductor region and the undoped semiconductor region. The structure also includes a delta doped semiconductor region. The undoped semiconductor region is between the Carbon nanotube and the delta doped region. The delta doped semiconductor region is doped opposite that of the doped semiconductor region.Type: GrantFiled: December 12, 2006Date of Patent: September 23, 2008Assignee: Intel CorporationInventors: Suman Datta, Marko Radosavljevic, Brian Doyle, Jack Kavalieros, Justin Brask, Amlan Majumdar, Robert S. Chau
-
Patent number: 7425487Abstract: The invention relates to a method for the production of a nanoelement field effect transistor, a nanoelement field effect transistor and a nanoelement arrangement. According to the method for the production of a nanoelement field effect transistor, a nanoelement is formed, a first and a second source-/drain area is coupled to the nanoelement, a surface area of a substrate is removed, such that a region of the nanoelement is exposed, and a gate-insulating structure and a gate structure are formed in a covered manner fully encompassing the nanoelement.Type: GrantFiled: July 7, 2006Date of Patent: September 16, 2008Assignee: Qimonda AGInventors: Franz Kreupl, Robert Seidel
-
Patent number: 7413955Abstract: Disclosed is a transistor for a memory device realizing both a step-gated asymmetry transistor and a fin transistor in a cell and a method for manufacturing the same. The transistor has an active region protruding from a predetermined region of a substrate and a groove formed in the active region. A field oxide layer is formed on the substrate around the active region in such a manner that it has a surface lower than the upper surface of the active region including the groove. A pair of gates are placed along one and the other ends of groove across the upper surface of the active region while overlapping the stepped portion of the active region. The transistor has the structure of a step-gated asymmetry transistor when seen in a sectional view taken in a first direction, as well as that of a fin transistor when seen in a sectional view taken in a second direction, which is perpendicular to the first direction.Type: GrantFiled: November 8, 2007Date of Patent: August 19, 2008Assignee: Hynix Semiconductor Inc.Inventor: Hyun Jung Kim
-
Patent number: 7407845Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate having a lower layer and an upper layer overlying the lower layer. The upper layer is arranged and structured to form first and second active regions that are spaced apart from each other and protrude from an upper surface of the lower layer. A third active region of a bridge shape is distanced vertically from the upper surface of the lower layer and connects the first and second active regions. The device further includes a gate electrode, which is formed with a gate insulation layer surrounding the third active region, so that the third active region functions as a channel.Type: GrantFiled: January 31, 2005Date of Patent: August 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-Ho Lee, Jae-Man Yoon, Dong-Gun Park, Chul Lee
-
Publication number: 20080157195Abstract: A Metal Oxide Semiconductor (MOS) device formed on a substrate and a method for forming the MOS device. The MOS device includes a drain region, a gate region surrounding the drain region, source regions arranged around the gate region and across from the drain region, and bulk regions arranged around the gate region and separating the source regions. The gate region is formed in a loop around the drain region. In this manner, the on-resistance (Ron) of a MOS device is decreased without also increasing the area of the MOS device.Type: ApplicationFiled: December 26, 2007Publication date: July 3, 2008Inventors: Sehat Sutardja, Ravishanker Krishnamoorthy
-
Patent number: 7393733Abstract: Semiconductor-on-insulator structures facilitate the fabrication of devices, including MOSFETs that are at least partially depleted during operation and FinFETs including bilayer fins and/or crystalline oxide.Type: GrantFiled: December 1, 2004Date of Patent: July 1, 2008Assignee: AmberWave Systems CorporationInventor: Matthew T. Currie
-
Patent number: 7381601Abstract: Integrated circuit field effect transistor devices include a substrate having a surface and an active channel pattern on the surface. The active channel pattern includes channels that are stacked upon one another and are spaced apart from one another to define at least one tunnel between adjacent channels. A gate electrode surrounds the channels and extends through the at least one tunnel. A pair of source/drain regions also is provided. Integrated circuit field effect transistors are manufactured, by forming a pre-active pattern on a surface of a substrate. The pre-active pattern includes a series of interchannel layers and channel layers stacked alternately upon each other. Source/drain regions are formed on the substrate at opposite ends of the pre-active pattern. The interchannel layers are selectively removed to form tunnels. A gate electrode is formed in the tunnels and surrounding the channels.Type: GrantFiled: May 7, 2004Date of Patent: June 3, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Kim, Dong-Gun Park, Chang-Sub Lee, Jeong-Dong Choe, Shin-Ae Lee, Seong-Ho Kim
-
Publication number: 20080105932Abstract: A semiconductor structure includes a semiconductor substrate, a planar PMOS device at a surface of the semiconductor substrate, and an NMOS device at the surface of the semiconductor substrate, wherein the NMOS device is a Fin field effect transistor (FinFET).Type: ApplicationFiled: October 27, 2006Publication date: May 8, 2008Inventor: Jhon-Jhy Liaw
-
Patent number: 7368355Abstract: A drive strength tunable FinFET, a method of drive strength tuning a FinFET, a drive strength ratio tuned FinFET circuit and a method of drive strength tuning a FinFET, wherein the FinFET has either at least one perpendicular and at least one angled fin or has at least one double-gated fin and one split-gated fin.Type: GrantFiled: July 18, 2006Date of Patent: May 6, 2008Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Edward J. Nowak, BethAnn Rainey
-
Publication number: 20080079037Abstract: A semiconductor structure includes a semiconductor layer that includes an inverted V shaped channel region that allows avoidance of a raised source/drain region within the semiconductor structure. In one embodiment, a generally conventional gate electrode is located over a planar surface of the semiconductor layer over the inverted V shaped channel region. In another embodiment, the foregoing generally conventional gate electrode is used in conjunction with an inverted V shaped gate electrode that is located within an inverted V shaped notch that comprises the inverted V shaped channel region.Type: ApplicationFiled: October 3, 2006Publication date: April 3, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong Zhu, Ravikumar Ramachandran, Effendi Leobandung, Mahender Kumar, Wenjuan Zhu, Christine Norris
-
Publication number: 20080079094Abstract: Methods for inducing compressive strain in channel region of a non-planar transistor and devices and systems formed by such methods. In one embodiment, a method can include forming trenches in a semiconductor body adjacent to gate structure spacers. The semiconductor body can be situated on a substrate and in a different plane relative to the substrate. The gate structure can be situated on the semiconductor body and the silicon fin and perpendicular to the semiconductor body. After formation of the semiconductor body and the gate structure on the substrate, a dielectric material can be conformally deposited on the substrate and etched to form spacers on the semiconductor body and the gate structure. The substrate can be patterned and etched to form trenches in the semiconductor body adjacent to the spacers on the gate structure. A strain material can be introduced into the trenches.Type: ApplicationFiled: September 29, 2006Publication date: April 3, 2008Inventors: Been-Yih Jin, Brian Doyle, Uday Shah, Jack Kavalieros
-
Publication number: 20080073730Abstract: A method for forming a semiconductor device includes forming at least one gate electrode having a bent structure along a first direction on a semiconductor substrate, the gate electrode having first and second vertical portions, forming at least one semiconductor fin along a second direction on the semiconductor substrate, the semiconductor fin positioned between the first and second vertical portions of the gate electrode, forming a first epitaxial layer on the semiconductor fin, the first epitaxial layer including a source/drain impurity region, and forming a second epitaxial layer on the first epitaxial layer, the second epitaxial layer including a contact impurity region.Type: ApplicationFiled: September 21, 2007Publication date: March 27, 2008Inventors: Deok-Hyung Lee, Sun-Ghil Lee, Jong-Ryeol Yoo, Byeong-Chan Lee, In-Soo Jung
-
Patent number: 7348225Abstract: A method of manufacturing a fin structure comprises forming a first structure of a first material type on a wafer and forming a buried channel of a second material adjacent sidewalls of the first structure. The second material type is different than the first material type. The structure includes a first structure and a buried channel.Type: GrantFiled: October 27, 2005Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventor: Huilong Zhu
-
Patent number: 7348246Abstract: A semiconductor memory device includes a substrate having first and second source/drain regions therein and a channel region therebetween. The device also includes first and second charge storage layers on the channel region, a first insulating layer on the channel region between the first and second charge storage layers, and a gate electrode on the insulating layer opposite the channel region and between inner sidewalls of the first and second charge storage layers. The gate electrode extends away from the substrate beyond the first and second charge storage layers. The device further includes second and third insulating layers extending from adjacent the inner sidewalls of the first and second charge storage layers along portions of the gate electrode beyond the first and second charge storage layers. Related methods of fabrication are also discussed.Type: GrantFiled: November 7, 2005Date of Patent: March 25, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-min Kim, Dong-won Kim, Eun-jung Yun
-
Patent number: 7341915Abstract: Methods are provided for forming a semiconductor device from a substrate comprising a bottom gate layer, a channel layer overlying the bottom gate layer, and a top gate structure formed over the channel layer. First, a hardmask comprising a first material interposed between a second material and a third material is deposited over a portion of the top gate structure. Then, the hardmask and top gate structure are encapsulated with an insulating material to form a spacer. A channel structure is formed from the channel layer, and the channel structure is disposed under the spacer. A bottom gate structure is formed from the bottom gate layer, and the bottom gate structure is disposed under the channel structure. Then, a source/drain contact is formed around the bottom gate structure.Type: GrantFiled: May 31, 2005Date of Patent: March 11, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Philip Li, Suman K. Banerjee, Thuy B. Dao, Olin L. Hartin, Jay P. John
-
Patent number: 7341916Abstract: A field effect transistor (FET) device structure and method for forming FETs for scaled semiconductor devices. Specifically, FinFET devices are fabricated from silicon-on-insulator (SOI) wafers in a highly uniform and reproducible manner. The method facilitates formation of FinFET devices with improved and reproducible fin height control while providing isolation between source and drain regions of the FinFET device.Type: GrantFiled: November 10, 2005Date of Patent: March 11, 2008Assignee: Atmel CorporationInventor: Bohumil Lojek
-
Patent number: 7326634Abstract: A method of a bulk tri-gate transistor having stained enhanced mobility and its method of fabrication. The present invention is a nonplanar transistor having a strained enhanced mobility and its method of fabrication. The transistor has a semiconductor body formed on a semiconductor substrate wherein the semiconductor body has a top surface on laterally opposite sidewalls. A semiconductor capping layer is formed on the top surface and on the sidewalls of the semiconductor body. A gate dielectric layer is formed on the semiconductor capping layer on the top surface of a semiconductor body and is formed on the capping layer on the sidewalls of the semiconductor body. A gate electrode having a pair of laterally opposite sidewalls is formed on and around the gate dielectric layer. A pair of source/drain regions are formed in the semiconductor body on opposite sides of the gate electrode.Type: GrantFiled: March 22, 2005Date of Patent: February 5, 2008Assignee: Intel CorporationInventors: Nick Lindert, Stephen M. Cea
-
Publication number: 20080017934Abstract: Provided are relatively higher-performance wire-type semiconductor devices and relatively economical methods of fabricating the same. A wire-type semiconductor device may include at least one pair of support pillars protruding above a semiconductor substrate, at least one fin protruding above the semiconductor substrate and having ends connected to the at least one pair of support pillars, at least one semiconductor wire having ends connected to the at least one pair of support pillars and being separated from the at least one fin, a common gate electrode surrounding the surface of the at least one semiconductor wire, and a gate insulating layer between the at least one semiconductor wire and the common gate electrode.Type: ApplicationFiled: March 16, 2007Publication date: January 24, 2008Inventors: Suk-Pil Kim, Yoon-Dong Park, Won-Joo Kim
-
Patent number: 7271448Abstract: A multiple gate region FET device for forming up to 6 FET devices and method for forming the same, the device including a multiple fin shaped structure comprising a semiconductor material disposed on a substrate; said multiple fin shaped structure comprising substantially parallel spaced apart sidewall portions, each of said sidewall portions comprising major inner and outer surfaces and an upper surface; wherein, each of said surfaces comprises a surface for forming an overlying field effect transistor (FET).Type: GrantFiled: February 14, 2005Date of Patent: September 18, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ju-Wang Hsu, Jyu-Horng Shieh, Hun-Jan Tao, Chang-Yun Chang, Zhong Tang Xuan, Sheng-Da Liu
-
Patent number: 7265426Abstract: A high-voltage MOS transistor having: a first region of a first conductivity type; a source region of the second conductivity type, which is introduced into the first region; a drain region of the second conductivity type, which is introduced into the first region; a channel region on the upper side of the first region, between the source region and the drain region; a field-oxide region in the drain region, between the source region and the drain region; a gate-oxide region over the channel region and between the edge of the drain region and the field-oxide region; a magnetoresistor region between the source region and the drain region, over the gate-oxide region and over at least a part of the field-oxide region; the drain region having a drain-terminal region and a drain-extension region and the doping profile of the drain-extension region is designed so that an avalanche breakdown occurs between the source region and the drain region, in a breakdown region that is on the edge of the drain-extension regionType: GrantFiled: July 27, 2005Date of Patent: September 4, 2007Assignee: Robert Bosch GmbHInventors: Klaus Petzold, Steffi Lindenkreuz, Joachim Strauss
-
Patent number: 7259430Abstract: A non-volatile memory device includes a fin body protruded from a semiconductor substrate. The fin body has first and second side surfaces opposite to each other. An inner dielectric layer pattern is formed on an upper surface, and the first and second side surfaces of the fin body. A floating gate electrode is formed on the inner dielectric layer pattern. The floating gate electrode has an uneven upper surface. An outer dielectric layer is formed on the floating gate electrode. A control gate electrode is formed on the outer dielectric layer.Type: GrantFiled: March 4, 2005Date of Patent: August 21, 2007Assignee: Samsung Electronics Co., LtdInventors: Jae-Man Yoon, Tae-Yong Kim, Dong-Gun Park, Choong-Ho Lee
-
Patent number: 7253060Abstract: A gate-all-around (GAA) transistor device has a pair of pillars that include the source/drain regions, a channel region bridging the source/drain regions, and a gate electrode and gate oxide which surround the channel region. The pillars are formed by providing a mono-crystalline silicon substrate, etching the substrate to form a pair of spaced-apart trenches such that a wall of the mono-crystalline silicon stands between the trenches, filling the trenches with insulative material, implanting impurities into the wall of mono-crystalline silicon, and forming an opening in the wall such that portions of the wall remain as pillars. A sacrificial layer is formed at the bottom of the opening. Then, the channel region is formed atop the sacrificial layer between the pillars. The sacrificial layer is subsequently removed and the gate oxide and gate electrode are formed around the channel region.Type: GrantFiled: March 9, 2005Date of Patent: August 7, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-jung Yun, Sung-min Kim, Sung-young Lee
-
Patent number: 7223657Abstract: Methods of fabricating a floating gate of a flash memory cell are provided in which a first polysilicon layer is formed between first and second isolation layers. An upper region of the first polysilicon layer is then oxidized. The oxidized upper region of the first polysilicon layer is subsequently removed. A second polysilicon layer is formed on the first polysilicon layer. The second polysilicon layer and the first polysilicon layer are patterned to form the floating gate.Type: GrantFiled: September 30, 2005Date of Patent: May 29, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Jun Jang, Jung-Hwan Kim, Jai-Dong Lee, Young-sub You, Sang-Hun Lee, Hun-Hyeoung Leam
-
Patent number: 7186592Abstract: An LDMOS device includes elementary MOS cells. The gate structure of the elementary cell includes a first conductor material finger. The LDMOS device includes first metal stripes for contacting source regions, second metal stripes for contacting drain regions, and third metal stripes placed on inactive zones for contacting a material finger by forming a contact point. The contact point is formed by a first prolongation of the material finger for connecting with one of the third stripes. The third metal stripe includes at least one fourth metal stripe placed on a separation zone. The material finger has a second prolongation and the fourth metal stripe has a first prolongation to form an additional contact point.Type: GrantFiled: April 12, 2005Date of Patent: March 6, 2007Assignee: STMicroelectronics S.r.l.Inventors: Antonino Schillaci, Paola Ponzio
-
Patent number: 7179713Abstract: A method of fabricating a fin transistor is disclosed. An example method stacks a mask oxide layer and a nitride layer on a semiconductor substrate, forms a fin by etching the nitride and mask oxide layers and silicon, forms an insulating oxide layer, and forms a gate electrode by etching the insulating oxide layer corresponding to a gate forming area using a gate mask, by forming a gate oxide layer on a sidewall of the silicon exposed by the etch and burying a metal. The example method also removes the remaining insulating oxide layer using an etch rate difference, forms a gate spacer, and forms source/drain regions in the silicon substrate to be aligned with the gate electrode. Additionally, the example method forms a second insulating oxide layer over the substrate, etches the second insulating oxide layer using a metal mask, forms contact holes on the source/drain regions, respectively, and fills the contact holes and the portion etched via the metal mask with a metal.Type: GrantFiled: December 28, 2004Date of Patent: February 20, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Byeong Ryeol Lee
-
Patent number: 7169655Abstract: FETs and methods for fabricating FETs are disclosed. An illustrated method comprises forming a first insulating layer on a semiconductor substrate; forming a first conductive layer for a fin on the first insulating layer; etching the first conductive layer so that an area of a lower part of the first conductive layer is wider than an area of an upper part of the first conductive layer; forming voltage adjust regions through an ion implantation method; forming a gate insulating layer through a forming gas annealing method; forming a second conductive layer; forming LDD regions by implanting ions into the first conductive layer; forming sidewall spacers adjacent the gate insulating layer; and forming source/drain regions adjacent to the sidewall spacers by implanting ions into the first conductive layer.Type: GrantFiled: August 26, 2004Date of Patent: January 30, 2007Assignee: Dongbu Electronics, Co., Ltd.Inventor: Jeong Ho Park
-
Patent number: 7160780Abstract: In an exemplary embodiment, a fin active region is protruded along one direction from a bulk silicon substrate on which a shallow trench insulator is entirely formed so as to cover the fin active region. The shallow trench insulator is removed to selectively expose an upper part and sidewall of the fin active region, along a line shape that at least one time crosses with the fin active region, thus forming a trench. The fin active region is exposed by the trench and thereon a gate insulation layer is formed. Thereby, productivity is increased and performance of the device is improved. A fin FET employs a bulk silicon substrate of which a manufacturing cost is lower than that of a conventional SOI type silicon substrate. Also, a floating body effect can be prevented, or is substantially reduced.Type: GrantFiled: February 23, 2005Date of Patent: January 9, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chul Lee, Jae-Man Yoon, Choong-Ho Lee
-
Patent number: 7115921Abstract: Gate conductors on an integrated circuit are formed with enlarged upper portions which are utilized to electrically connect the gate conductors with other devices. A semiconductor device comprises a gate conductor with an enlarged upper portion which electrically connects the gate conductor to a local diffusion region. Another semiconductor device comprises two gate conductors with enlarged upper portions which merge to create electrically interconnected gate conductors. Methods for forming the above semiconductor devices are also described and claimed.Type: GrantFiled: August 31, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Timothy Joseph Dalton, Louis L. Hsu, Carl Radens, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 7094650Abstract: In a method of forming a semiconductor device, a self-planarizing conductive layer is formed over a substrate that includes a topography having sharp drop-offs. The self-planarizing conductive layer is characterized by a substantially flatter surface than the underlying topography. As a result of the self-planarizing layer, a masking layer having a more uniform thickness may be formed over the conductive layer. Because the masking layer has a more uniform thickness, the masking layer may easily be patterned without causing damage to the underlying materials. These techniques may be used to fabricate, among other things, a FinFET without parasitic spacers formed around the fins and the source/drain regions.Type: GrantFiled: January 20, 2005Date of Patent: August 22, 2006Assignees: Infineon Technologies AG, Texas Instruments IncorporatedInventors: Nirmal Chaudhary, Thomas Schulz, Weize Xiong, Craig Huffman
-
Patent number: 7087493Abstract: A method of forming a memory circuit comprising six transistor memory cells. The memory cells comprise first and second inverters. The inverters comprise respective first and second drive transistors and first and second pull-up transistors. The method also forms a plurality of conducting plugs. A first conducting plug is coupled to the first inverter and a second conducting plug is coupled to the first pull-up transistor and to the gates of the second drive transistor and the second pull-up transistor. A third conducting plug is coupled to the second inverter and a fourth conducting plug coupled to the second pull-up transistor and to the gates of the first drive transistor and the first pull-up transistor. The method also forms conducting elements. A first conducting element contacts the first conducting plug and the second conducting plug and a second conducting element contacts the third conducting plug and the fourth conducting plug.Type: GrantFiled: August 2, 2001Date of Patent: August 8, 2006Assignee: Texas Instruments IncorporatedInventor: Sudhir K. Madan
-
Patent number: 7071064Abstract: A process is described for manufacturing of non-planar multi-corner transistor structures. A fin of a semiconductor material having a mask on a top surface of the fin is formed on a first insulating layer. A second insulating layer is formed on the fin exposing a top surface of the mask, wherein a protection layer is deposited between the fin and the second insulating layer. Next, the mask is removed and spacers are formed on the fin adjacent to the protection layer. A recess having a bottom and opposing sidewalls is formed in the fin. A gate dielectric layer and a gate electrode are formed on the top surface, the opposing sidewalls of the fin and on the bottom and on the opposing sidewalls of the recess in the fin. A source region and a drain region are formed in the fin at the opposite sides of the gate electrode.Type: GrantFiled: September 23, 2004Date of Patent: July 4, 2006Assignee: Intel CorporationInventors: Brian Doyle, Surinder Singh, Uday Shah, Justin Brask, Robert Chau
-
Patent number: 7061059Abstract: The invention relates to a high-voltage deep depletion transistor, provided in a semiconductor body (1) having a substrate (2) of a first conductivity type, for example the p-type, and a surface layer (3) of the opposite conductivity type, for example the n-type for an n-channel transistor. To prevent formation of inversion layers below the gate, the channel is subdivided into a plurality of sub-channel regions (7a, 7b, 7c, 7c) mutually separated by p-type regions (11a, 11b, 11c, 11d) which serve to remove generated holes. The p-type regions extend across the whole thickness of the channel and are contacted via the substrate. Each sub-channel region may be subdivided further by intermediate p-type regions (13) to improve the removal of holes.Type: GrantFiled: December 18, 2000Date of Patent: June 13, 2006Assignee: Koninklijke Philips Electronics, N.V.Inventors: Constantinus Paulus Meeuwsen, Adrianus Willem Ludikhuize
-
Patent number: 7019362Abstract: The gate resistance of a power MOSFET in a semiconductor chip is reduced and the reliability and yield of the gate of the power MOSFET are improved The semiconductor chip includes two or more control electrode pads functioning as control electrodes for a power semiconductor device formed within a semiconductor chip. The two or more control electrode pads are distributed within the periphery of the gate area of the power semiconductor device such that the gate resistance of the power semiconductor device can be reduced. The two or more control electrode pads are connected via bumps or a conductive bonding material to an electrode layer of a multilayer circuit board disposed outside the semiconductor chip.Type: GrantFiled: February 20, 2004Date of Patent: March 28, 2006Assignee: Renesas Technology, Corp.Inventors: Kozo Sakamoto, Takayuki Iwasaki, Masaki Shiraishi
-
Patent number: 7018551Abstract: A method of forming integrated circuits having FinFET transistors includes a method of forming sub-lithographic fins, in which a mask defining a block of silicon including a pair of fins in reduced in width or pulled back by the thickness of one fin on each side, after which a second mask is formed around the first mask, so that after the first mask is removed, an aperture remains in the second mask having the width of the separation distance between the pair of fins. When the silicon is etched through the aperture, the fins are protected by the second mask, thereby defining fin thickness by the pullback step. An alternative method uses lithography of opposite polarity, first defining the central etch aperture between the two fins lithographically, then expanding the width of the aperture by a pullback step, so that filling the widened aperture with an etch-resistant plug defines the outer edges of the pair of fins, thereby setting the fin width without an alignment kstep.Type: GrantFiled: December 9, 2003Date of Patent: March 28, 2006Assignee: International Business Machines CorporationInventors: Jochen C. Beintner, Dureseti Chidambarrao, Yujun Li, Kenneth T. Settlemyer, Jr.