Resistor Patents (Class 438/330)
-
Patent number: 7579251Abstract: A circuit substrate includes a passive element and an interconnection pattern, wherein any of the passive element and the interconnection pattern is formed by an aerosol deposition process that uses aerosol of a fine particle material.Type: GrantFiled: April 8, 2004Date of Patent: August 25, 2009Assignees: Fujitsu Limited, National Institute of Advanced Industrial Science And TechnologyInventors: Yoshihiko Imanaka, Jun Akedo, Maxim Lebedev
-
Patent number: 7528048Abstract: Resistors that avoid the problems of miniaturization of semiconductor devices and a related method are disclosed. In one embodiment, a resistor includes a planar resistor material that extends vertically within at least one metal layer of a semiconductor device. In another embodiment, a resistor includes a resistor material layer extending between a first bond pad and a second bond pad of a semiconductor device. The two embodiments can be used alone or together. A related method for generating the resistors is also disclosed.Type: GrantFiled: December 12, 2007Date of Patent: May 5, 2009Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Timothy J. Dalton, Daniel C. Edelstein, Ebenezer E. Eshun, Jeffrey P. Gambino, Kevin S. Petrarca, Anthony K. Stamper, Richard P. Volant
-
Publication number: 20090032906Abstract: An electro static discharge device includes a semiconductor body. The semiconductor body includes a first surface, a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type arranged on the first semiconductor region and a third semiconductor region of the first conductivity type. The third semiconductor region is isolated from the first semiconductor region by the second semiconductor region. A resistor structure is arranged in the semiconductor body and comprises at least one trench structure. The resistor structure is arranged at least in the second semiconductor region and provides a high-resistance electrical connection between a first portion and a second portion of the second semiconductor region.Type: ApplicationFiled: July 30, 2007Publication date: February 5, 2009Applicant: Infineon Technologies Austria AGInventors: Thomas Ostermann, Nicola Vannucci
-
Patent number: 7446011Abstract: A cell array is formed by a plurality of cells each including a selection bipolar transistor and a storage component. The cell array is formed in a body including a common collector region of P type; a plurality of base regions of N type, overlying the common collector region; a plurality of emitter regions of P type formed in the base regions; and a plurality of base contact regions of N type and a higher doping level than the base regions, formed in the base regions, wherein each base region is shared by at least two adjacent bipolar transistors.Type: GrantFiled: October 19, 2006Date of Patent: November 4, 2008Inventors: Fabio Pellizzer, Giulio Casagrande, Roberto Bez
-
Publication number: 20080246115Abstract: An electric discharge device includes a bipolar transistor configuration comprising a base, an emitter, and a collector. At least one pinched resistor is formed in a region comprising both the base and emitter so as to produce a pinched resistive area that develops a voltage once the bipolar transistor experiences junction breakdown.Type: ApplicationFiled: April 9, 2007Publication date: October 9, 2008Inventors: Moshe Gerstenhaber, Padraig Cooney
-
Patent number: 7416951Abstract: An integrated circuit includes a first thin film resistor on a first dielectric layer. A first layer of interconnect conductors on the first dielectric layer includes a first and second interconnect conductors electrically contacting the first thin film resistor. A second dielectric layer is formed on the first dielectric layer. A second thin film resistor is formed on the second dielectric layer. A third dielectric layer is formed on the second dielectric layer. A second layer of interconnect conductors on the third dielectric layer includes a third interconnect conductor extending through an opening in the second and third dielectric layers to contact the first interconnect conductor, a fourth interconnect conductor extending through an opening in the second and third dielectric layers to contact the second interconnect conductor, and two interconnect conductors extending through openings in the third dielectric layer of the second thin film resistor.Type: GrantFiled: September 29, 2005Date of Patent: August 26, 2008Assignee: Texas Instruments IncorporatedInventors: Eric W. Beach, Vladimir F. Drobny, Derek W. Robinson
-
Publication number: 20080185571Abstract: An integrated circuit including a memory cell includes a vertical bipolar select device including a base and an emitter. The memory cell includes a resistive memory element coupled to the emitter and a buried metallized word line contacting the base.Type: ApplicationFiled: February 1, 2007Publication date: August 7, 2008Inventors: Thomas Happ, Jan Boris Philipp
-
Patent number: 7384852Abstract: A semiconductor structure including at least one transistor located on a surface of a semiconductor substrate, wherein the at least one transistor has a sub-lithographic channel length, is provided. Also provided is a method to form such a semiconductor structure using self-assembling block copolymer that can be placed at a specific location using a pre-fabricated hard mask pattern.Type: GrantFiled: October 25, 2006Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventors: Haining Yang, Wai-Kin Li
-
Publication number: 20080023797Abstract: In conventional processes, a recombination rate of minority carrier accumulated between a diffusion layer of an anode and a diffusion layer of a cathode cannot be enhanced. An interlayer insulating film 20 is formed on a semiconductor substrate 10. An opening 22 (first opening), an opening 24 (second opening) and an opening 26 are formed in the interlayer insulating film 20. The opening 22 and the opening 26 are formed above respective the p-type diffusion layer 16 and the n-type diffusion layer 18. The opening 24 is formed above the gap region that is a region between the p-type diffusion layer 16 and the n-type diffusion layer 18. A contact plug 32, a contact plug 34 and a contact plug 36 are embedded in the opening 22, the opening 24 and the opening 26 respectively. Both regions of the semiconductor substrate 10 located under the opening 22 among and located under the opening 24 are doped with an impurity.Type: ApplicationFiled: July 25, 2007Publication date: January 31, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Masaharu SATO
-
Patent number: 7314786Abstract: A metal resistor and resistor material and method of forming the metal resistor are disclosed. The metal resistor may include an infused metal selected from the group consisting of: copper (Cu) infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W), and aluminum infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W). The method is less complex than conventional processes, allows control of the resistance by the amount of infusion material infused, and is compatible with conventional BEOL processes.Type: GrantFiled: June 16, 2006Date of Patent: January 1, 2008Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Kaushik Chanda, Shyng-Tsong Chen
-
Patent number: 7285472Abstract: Various methods of fabricating a high precision, silicon-containing resistor in which the resistor is formed as a discrete device integrated in complementary metal oxide semiconductor (CMOS) processing utilizing low temperature silicidation are provided. In some embodiments, the Si-containing layer is implanted with a high dose of ions prior to activation. The activation can be performed by the deposition of a protective dielectric layer, or a separate activation anneal. In another embodiment, a highly doped in-situ Si-containing layer is used thus eliminating the need for implanting into the Si-containing layer.Type: GrantFiled: January 27, 2005Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, John E. Florkey, Robert M. Rassel
-
Patent number: 7250348Abstract: A method and apparatus for packaging semiconductor devices using patterned laminate films to reduce stress buffering. The method includes fabricating a semiconductor die having thin film resistors and bond pads formed on an active surface. A film layer is formed onto the active surface of the die, covering the thin film resistors and bond pads. The film layer is then patterned to create recesses in the film layer in the vicinity of the bond pads on the active surface of the die. The die then undergoes wire bonding and is next encapsulated in a molding compound. The film layer between the film resister and the molding compound reduces stress buffering created by the molding compound.Type: GrantFiled: November 12, 2004Date of Patent: July 31, 2007Assignee: National Semiconductor CorporationInventors: Zabarulla Hanifah, Pradeep A/L P. Divakaran, Low Chian Inn, Lim Leong Heng
-
Patent number: 7169661Abstract: A process of forming a high resistance CMOS resistor with a relatively small die size is provided. According to an aspect of the present invention, the process of fabricating a high resistance resistor is a standard CMOS process that does not require any additional masking. An n-well is firstly formed in a p-type silicon substrate. A nitride film is then deposited and patterned to form a patterned mask layer. The patterned mask layer serves as a mask. A p-field region is formed in the n-well to form a CMOS resistor. The CMOS resistor according to the present invention has a resistance of 10 k?–20 k? per square.Type: GrantFiled: April 12, 2004Date of Patent: January 30, 2007Assignee: System General Corp.Inventors: Chih-Feng Huang, Tuo-Hsin Chien
-
Patent number: 7084485Abstract: A method of manufacturing a semiconductor component includes: providing a semiconductor substrate (210, 510); forming a trench (130, 430) in the semiconductor substrate to define a plurality of active areas separated from each other by the trench; forming a buried layer (240, 750) in the semiconductor substrate underneath a portion of the trench, where the buried layer is at least partially contiguous with the trench; after forming the buried layer, depositing an electrically insulating material (133, 810) in the trench; forming a collector region (150, 950) in one of the plurality of active areas, where the collector region forms a contact to the buried layer; forming a base structure over the one of the plurality of active areas; and forming an emitter region over the one of the plurality of active areas.Type: GrantFiled: December 31, 2003Date of Patent: August 1, 2006Assignee: Freescale Semiconductor, Inc.Inventor: James A. Kirchgessner
-
Patent number: 7045426Abstract: A power MOSFET comprising a drain layer of a first conductivity type, a drift layer of the first conductivity type provided on the drain layer, a base layer of a first or a second conductivity type provided on the drift layer, a source region of the first conductivity type provided on the base layer, a gate insulating film formed on an inner wall surface of a trench penetrating the base layer and reaching at the drift layer, and a gate electrode provided on the gate insulating film inside the trench, wherein the gate insulating film is formed such that a portion thereof adjacent to the drift layer is thicker than a portion thereof adjacent to the base layer, and the drift layer has an impurity concentration gradient higher in the vicinity of the drain layer and lower in the vicinity of the source region along a depth direction of trench.Type: GrantFiled: April 19, 2004Date of Patent: May 16, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Yusuke Kawaguchi
-
Patent number: 6972211Abstract: Resistive cross-point memory devices are provided, along with methods of manufacture and use. The memory devices are comprised by an active layer of resistive memory material interposed between upper electrodes and lower electrodes. A bit region located within the resistive memory material at the cross-point of an upper electrode and a lower electrode has a resistivity that can change through a range of values in response to application of one, or more, voltage pulses. Voltage pulses may be used to increase the resistivity of the bit region, decrease the resistivity of the bit region, or determine the resistivity of the bit region. A diode is formed between at the interface between the resistive memory material and the lower electrodes, which may be formed as doped regions, isolated from each other by shallow trench isolation.Type: GrantFiled: October 21, 2004Date of Patent: December 6, 2005Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Wei Pan, Wei-Wei Zhuang
-
Patent number: 6912759Abstract: A method for forming a sensor including the steps of providing a base wafer and forming a sensor cavity in the base wafer. The method further includes the step of coupling a diaphragm wafer to the base wafer, the diaphragm wafer including a diaphragm portion and a sacrificial portion. The diaphragm wafer is coupled to the base wafer such the diaphragm portion generally covers the sensor cavity. The method further includes the steps of reducing the thickness of the diaphragm wafer by removing the sacrificial portion, and forming or locating at least one piezo resistive portion on the diaphragm portion.Type: GrantFiled: July 20, 2001Date of Patent: July 5, 2005Assignee: Rosemount Aerospace Inc.Inventors: Alain Izadnegahdar, James Siekkinen, Horacio V. Estrada, Brad Boggs, Michael Nagy, Kevin Stark
-
Patent number: 6867079Abstract: The present invention achieves the enhancement of a manufacturing yield factor and the reduction of manufacturing cost in a manufacturing method of a semiconductor device having a hetero junction bipolar transistor (HBT), a Schottky diode and a resistance element. The present invention is directed to the manufacturing method of a semiconductor device in which respective semiconductor layers which become a sub collector layer, a collector layer, a base layer, a wide gap emitter layer and an emitter layer are sequentially formed over one surface of a semiconductor substrate and, thereafter, respective semiconductor layers are processed to form the hetero junction bipolar transistor, the Schottky diode and the resistance element in a monolithic manner. An emitter electrode of the hetero junction bipolar transistor, a Schottky electrode of the Schottky diode and a resistance film of the resistance element are simultaneously formed using a same material (for example, WSiN).Type: GrantFiled: September 30, 2003Date of Patent: March 15, 2005Assignee: Renesas Technology Corp.Inventors: Atsushi Kurokawa, Toshiaki Kitahara, Hiroshi Inagawa, Yoshinori Imamura
-
Patent number: 6855585Abstract: A method for forming multiple resistors on a substrate. The method initially includes providing a first resistor on the substrate. A first dielectric layer is deposited, patterned, and selectively etched over the first resistor. Second resistor material is provided over the first dielectric layer. Furthermore, landing pad material is provided over the second resistor material. The landing pad material and the second resistor material are then selectively etched. The selective etching forms contacts for the first resistor in a first region, and forms a second resistor and associated contacts in a second region.Type: GrantFiled: October 31, 2001Date of Patent: February 15, 2005Assignee: Maxim Integrated Products, Inc.Inventors: Alexander Kalnitsky, Joseph Paul Elull, Ralph Wall, Robert F. Scheer, Jonathan Herman, Glenn Nobinger, Viktor Zekeriya
-
Patent number: 6835632Abstract: The present invention provides a polycrystalline silicon conducting structure (e.g., a resistor) whose resistance value is controlled, and can be less variable and less dependent on temperature with respect to any resistant value, and a process of producing the same. Use is made of at least a two-layer structure including a first polycrystalline silicon layer of large crystal grain size and a second polycrystalline silicon layer of small crystal grain size, and the first polycrystalline silicon layer has a positive temperature dependence of resistance while the second polycrystalline silicon layer has a negative temperature dependence of resistance, or vice versa. Moreover, the polycrystalline silicon layer of large grain size can be formed by high dose ion implantation and annealing, or by depositing the layers by chemical vapor deposition at different temperatures so as to form large-grain and small-grain layers.Type: GrantFiled: June 13, 2003Date of Patent: December 28, 2004Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Hiromi Shimamoto, Takashi Uchino, Takeo Shiba, Kazuhiro Ohnishi, Yoichi Tamaki, Takashi Kobayashi, Toshiyuki Kikuchi, Takahide Ikeda
-
Publication number: 20040248371Abstract: A method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes an electrical conductive floating gate formed in a trench in a semiconductor substrate, and an electrical conductive control gate having a portion disposed over and insulated from the floating gate. An electrical conductive tunneling gate is disposed over and insulated from the control gate by an insulating layer to form a tri-layer structure permitting both electron and hole charges tunneling through at similar tunneling rate. Spaced apart source and drain regions are formed with the source region disposed adjacent to and insulated from a lower portion of the floating gate, and with the drain region disposed adjacent to and insulated from an upper portion of the floating gate with a channel region formed therebetween and along a sidewall of the trench.Type: ApplicationFiled: June 6, 2003Publication date: December 9, 2004Inventor: Chih-Hsin Wang
-
Patent number: 6812108Abstract: A low temperature coefficient resistor(TCRL) has some unrepaired ion implant damage. The damaged portion raises the resistance and renders the resistor less sensitive to operating temperature fluctuations. A polysilicon thin film low temperature coefficient resistor and a method for the resistor's fabrication overcomes the coefficient of resistance problem of the prior art, while at the same time eliminating steps from the BiCMOS fabrication process, optimizing bipolar design tradeoffs, and improving passive device isolation. A low temperature coefficient of resistance resistor (TCRL) is formed on a layer of insulation, typically silicon dioxide or silicon nitride, the layer comprising polysilicon having a relatively high concentration of dopants of one or more species. An annealing process is used for the implanted resistor which is shorter than that for typical prior art implanted resistors, leaving some intentional unannealed damage in the resistor.Type: GrantFiled: March 19, 2003Date of Patent: November 2, 2004Assignee: Intersil CorporationInventors: Donald Hemmenway, Jose Delgado, John Butler, Anthony Rivoli, Michael D. Church, George V. Rouse, Lawrence G. Pearce, George Bajor
-
Patent number: 6803598Abstract: Interband tunnel diodes which are compatible with Si-based processes such as, but not limited to, CMOS and SiGe HBT fabrication. Interband tunnel diodes are disclosed (i) with spacer layers surrounding a tunnel barrier; (ii) with a quantum well adjacent to, but not necessarily in contact with, one of the injectors, and (iii) with a first quantum well adjacent to, but not necessarily in contact with, the bottom injector and a second quantum well adjacent to, but not necessarily in contact with, the top injector. Process parameters include temperature process for growth, deposition or conversion of the tunnel diode and subsequent thermal cycling which to improve device benchmarks such as peak current density and the peak-to-valley current ratio.Type: GrantFiled: May 5, 2000Date of Patent: October 12, 2004Assignee: University of DelawareInventors: Paul R. Berger, Phillip E. Thompson, Roger Lake, Karl Hobart, Sean L. Rommel
-
Patent number: 6753578Abstract: A resin-sealed semiconductor device is provided which allows unwanted air to be bled out steadily and readily from the space defined between the resistor of a plate-like shape and the insulating substrate in the resin sealing step. The resin-sealed semiconductor device includes a resistor of a plate-like form anchored at both ends to the upper main surface of a substrate thereof. A space is provided between the resistor and the substrate. The primary components including the resistor mounted on the substrate are sealed with a curing resin material. In particular, the resistor has an aperture provided in a portion thereof, which is opposite to the substrate and defines the space with the substrate, for communication between the space and the upper side of the resistor.Type: GrantFiled: August 2, 2002Date of Patent: June 22, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshiaki Kanenari, Toshihiro Nakajima
-
Patent number: 6743691Abstract: A bipolar transistor device with a large current capacity is formed by connecting a plurality of transistor elements to each other in parallel, each transistor element having a collector layer, a base layer, and an emitter layer formed respectively in a semiconductor substrate. In the bipolar transistor device, the base layers of a plurality of the transistor elements are extended in parallel to each other and those base layers are separated from each other. In each separated base layer, a first base electrode is formed on a part of the base layer which is separated from an emitter junction with the emitter layer, and a second base electrode is formed on another portion of the base layer closer to the emitter junction than the first base electrode. To dispose the base electrodes of a plurality of the transistor elements in parallel to each other, a base wiring is connected to the first base electrodes of those elements electrically.Type: GrantFiled: December 27, 2001Date of Patent: June 1, 2004Assignee: Renesas Technology Corp.Inventors: Atsushi Kurokawa, Masao Yamane, Kazuhiro Mochizuki
-
Patent number: 6732422Abstract: A method of forming a resistor is described which achieves improved resistor stability and voltage coefficient of resistance. A resistor is formed from a conducting material such as doped silicon or polysilicon. The resistor has a rectangular first, second, third, fourth, and fifth resistor elements. A layer of protective dielectric is formed over the first, second, and third resistor elements leaving the fourth and fifth resistor elements exposed. The conducting material in the exposed fourth and fifth resistor elements is then changed to a silicide to form low resistance contacts between the second and fourth resistor elements and between the second and fourth resistor elements. The second and third resistor elements are wider than the first resistor element and provide a low resistance contacts to the first resistor element. This provides a low voltage coefficient of resistance and thermal process stability for the resistor.Type: GrantFiled: January 4, 2002Date of Patent: May 11, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kong-Beng Thei, Chih-Hsien Lin, Shyh-Chyi Wong
-
Patent number: 6700474Abstract: A resistor structure is disclosed that is constructed out of two layers of polysilicon. The intrinsic device is made using the top layer which is either a dedicated deposition, or formed as part of an existing process step such as a base epi growth in a BiCMOS flow. This poly layer can be made with a relatively high (greater than 2000 ohms per square) sheet resistance by appropriate scaling of the implant dose or by insitu doping methods. The resistor ends are formed by the addition of a bottom poly layer in a self aligned manner with a deposition which may already be part of the process sequence. The end result is that the intrinsic resistor body is formed of a single poly layer, while the ends are created out of two layers. These ends are thick enough so that standard silicide and contact etch processing may be added to the structure without special care.Type: GrantFiled: August 22, 2002Date of Patent: March 2, 2004Assignee: Fairchild Semiconductor CorporationInventor: Steven M. Leibiger
-
Patent number: 6653193Abstract: A resistance variable device and a method for using the same. The device includes a body formed of a voltage or current controlled resistance setable material, and at least two spaced electrodes on the body. The body includes a surface extending from one of the electrodes to the other of the electrodes. The surface has at least one surface striation extending from proximate the one electrode to proximate the other electrode at least when the body of said material is in a highest of selected resistance setable states. The method includes applying a first voltage between the one and the other electrodes to establish a negative and a positive electrode effective to form a conductive path formed of at least some material derived from the voltage or current controlled resistance setable material and on the surface along at least a portion of the at least one striation.Type: GrantFiled: December 8, 2000Date of Patent: November 25, 2003Assignee: Micron Technology, Inc.Inventor: Terry L. Gilton
-
Patent number: 6642606Abstract: In the manufacture of integrated semiconductor structures, the problem frequently occurs that the resistance of polysilicon structures employed as interconnects must be selectively lowered. In order to reduce the resistance of a polysilicon structure, the structure is often provided with a silicide layer. However, the manufacturing problem occurs when siliconizing only specific polysilicon structures but not siliconizing others, for example those that are to be employed for resistors.Type: GrantFiled: March 26, 2002Date of Patent: November 4, 2003Assignee: Infineon Technologies AktiengesellschaftInventor: Josef Boeck
-
Patent number: 6639300Abstract: A semiconductor integrated circuit device comprises an active device and a resistance element formed monolithically on a common substrate wherein the resistance element includes a dummy pattern having a layered structure identical with a layered structure of the active device, and first and second electrodes are provided inside a mesa structure provided for the resistance element with a separation from a sidewall of the mesa structure, the first and second electrodes being formed in correspondence to openings formed in the dummy pattern.Type: GrantFiled: February 1, 2001Date of Patent: October 28, 2003Assignee: Fujitsu Quantum Devices LimitedInventor: Jun Wada
-
Publication number: 20030194845Abstract: A method for fabricating a resistor on a printed circuit board (PCB) uses a resistance film material and a dry etching process to form a resistor on the PCB. The resistance film material has low dissolvent content to prevent the resistor from shrinking and affecting the resistance of the resistor. The resistance film material has a fixed thickness, so the thickness of the resistor in the PCB is easily controlled. Furthermore, the method uses a dry etching process to precisely form the resistor on the PCB to make the length and width of the resistor pattern very accurate.Type: ApplicationFiled: April 10, 2002Publication date: October 16, 2003Applicant: COMPEQ MANUFACTURING COMPANY LIMITEDInventor: Wen-Long Jong
-
Publication number: 20030176042Abstract: The invention relates to the protection of devices in a monolithic chip fabricated from an epitaxial wafer, such as a wafer for a Group III-V compound semiconductor or a wafer for a Group IV compound semiconductor. Devices fabricated from Group III-V compound semiconductors offer higher speed and better isolation than comparable devices from silicon semiconductors. Semiconductor devices can be permanently damaged when exposed to an undesired voltage transient such as electrostatic discharge (ESD). However, conventional techniques developed for silicon devices are not compatible with processing techniques for Group III-V compound semiconductors, such as gallium arsenide (GaAs). Embodiments of the invention advantageously include transient voltage protection circuits that are relatively efficiently and reliably manufactured to protect sensitive devices from undesired voltage transients.Type: ApplicationFiled: September 30, 2002Publication date: September 18, 2003Applicant: Linfinity Microelectronics, Inc.Inventor: Vrej Barkhordarian
-
Patent number: 6610569Abstract: The present invention provides a polycrystalline silicon conducting structure (e.g., a resistor) whose resistance value is controlled, and can be less variable and less dependent on temperature with respect to any resistant value, and a process of producing the same. Use is made of at least a two-layer structure including a first polycrystalline silicon layer of large crystal grain size and a second polycrystalline silicon layer of small crystal grain size, and the polycrystalline first silicon layer has a positive in temperature dependence of resist while the second polycrystalline layer has a negative temperature dependence of resistance, or vice versa. Moreover, the polycrystalline silicon layer of large grain size can be formed by high dose ion implantation and annealing, or by depositing the layers by chemical vapor deposition at different temperatures so as to form large-grain and small-grain layers.Type: GrantFiled: August 28, 2000Date of Patent: August 26, 2003Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Hiromi Shimamoto, Takashi Uchino, Takeo Shiba, Kazuhiro Ohnishi, Yoichi Tamaki, Takashi Kobayashi, Toshiyuki Kikuchi, Takahide Ikeda
-
Publication number: 20030157778Abstract: A low temperature coefficient resistor(TCRL) has some unrepaired ion implant damage. The damaged portion raises the resistance and renders the resistor less sensitive to operating temperature fluctuations. A polysilicon thin film low temperature coefficient resistor and a method for the resistor's fabrication overcomes the coefficient of resistance problem of the prior art, while at the same time eliminating steps from the BiCMOS fabrication process, optimizing bipolar design tradeoffs, and improving passive device isolation. A low temperature coefficient of resistance resistor (TCRL) is formed on a layer of insulation, typically silicon dioxide or silicon nitride, the layer comprising polysilicon having a relatively high concentration of dopants of one or more species. An annealing process is used for the implanted resistor which is shorter than that for typical prior art implanted resistors, leaving some intentional unannealed damage in the resistor.Type: ApplicationFiled: March 19, 2003Publication date: August 21, 2003Applicant: Intersil CorporationInventors: Donald Hemmenway, Jose Delgado, John Butler, Anthony Rivoli, Michael D. Church, George V. Rouse, Lawrence G. Pearce, George Bajor
-
Patent number: 6586311Abstract: A method is provided, the method comprising forming a buffer layer above a structure layer, and forming a dielectric layer above the buffer layer. The method also comprises patterning the dielectric layer to form a salicide block above a portion of the structure layer protecting the portion from a subsequent salicidation. A device is also provided, the device comprising a buffer layer above a structure layer and a dielectric layer above the buffer layer. The dielectric layer is patterned to form a salicide block above a portion of the structure layer to protect the portion from a subsequent salicidation.Type: GrantFiled: April 25, 2001Date of Patent: July 1, 2003Assignee: Advanced Micro Devices, Inc.Inventor: David Donggang Wu
-
Patent number: 6569739Abstract: Embodiments of the invention include a method for blanket ion implanting a semiconductor substrate surface to induce uniform damage over desired portions of the surface thereby reducing non-uniform etch effects caused by the varying etch rates of surface materials and conditions during surface cleaning. The invention includes providing a semiconductor substrate having gate oxide regions and a sacrificial oxide layer of a predetermined thickness formed thereon. The surface of the substrate is pattern masked to reveal openings in the gate oxide regions and ion implanted through the openings in the pattern mask to form gate oxide regions. The pattern mask is removed from the substrate and a blanket implantation of the sacrificial oxide layer is performed. The substrate is then cleaned to remove the sacrificial oxide layer leaving the substrate in readiness for further processing.Type: GrantFiled: August 8, 2002Date of Patent: May 27, 2003Assignee: LSI Logic CorporationInventors: Arvind Kamath, Venkatesh P. Gopinath
-
Patent number: 6563194Abstract: A semiconductor device having: a base area of the first conduction type formed on a semiconductor substrate; an emitter area of the second conduction type formed in the base area; and a collector area of the second conduction type formed as joined to the base area. In the collector area, an impurity area of the first conduction type is formed as separated from the base area. A surface resistor is connected to a base electrode connected to the base area. The surface resistor is connected, at other position thereof, to the impurity area.Type: GrantFiled: September 21, 2000Date of Patent: May 13, 2003Assignee: Rohm Co., Ltd.Inventor: Kazuhisa Sakamoto
-
Patent number: 6548860Abstract: A trench DMOS transistor structure is provided that includes at least three individual trench DMOS transistor cells formed on a substrate of a first conductivity type. The plurality of individual DMOS transistor cells is dividable into peripheral transistor cells and interior transistor cells. Each of the individual transistor cells includes a body region located on the substrate, which has a second conductivity type. At least one trench extends through the body region and the substrate. An insulating layer lines the trench. A conductive electrode is located in the trench, which overlies the insulating layer. Interior transistor cells, but not the peripheral transistor cells, each further include a source region of the first conductivity type in the body region adjacent to the trench.Type: GrantFiled: February 29, 2000Date of Patent: April 15, 2003Assignee: General Semiconductor, Inc.Inventors: Fwu-Iuan Hshieh, Koon Chong So, Yan Man Tsui
-
Patent number: 6544835Abstract: There is provided a technique for forming an Ru film on the bottom of a deep hole with a considerable film thickness for the lower electrode of an information storage capacity element in order to improve the yield of manufacturing DRAMs. The Ru film is formed on the side wall and the bottom of a deep hole as material for preparing the lower electrode of an information storage capacity element to be produced there under the condition of a gasification flow rate ratio of the raw materials ((Ru(C2H5C5H4)2/O2) is not less than 10% Then, the ratio of the film thickness of the Ru film on the bottom “b” of the hole to the largest film thickness “a” of the Ru film in the hole is not less than 50%.Type: GrantFiled: June 18, 2002Date of Patent: April 8, 2003Assignee: Hitachi, Ltd.Inventors: Satoshi Yamamoto, Shinpei Iijima
-
Publication number: 20030013261Abstract: In a semiconductor laser device, a current confinement structure is realized by p-type and n-type layers formed above an active layer, where the p-type and n-type layers include a current stopping layer which has an opening for allowing current injection into only a predetermined stripe region of the active layer. In addition, a semiconductor layer is formed above the current confinement structure, and a pair of trenches are formed on both sides of the opening along the predetermined stripe region so as to extend from the semiconductor layer through the current stopping layer to at least the active layer. Further, an insulation film is formed on the semiconductor layer except that an area of the semiconductor layer located right above the predetermined stripe region is not covered by the insulation film, and an electrode is formed on the area of the semiconductor layer.Type: ApplicationFiled: July 16, 2002Publication date: January 16, 2003Applicant: FUJI PHOTO FILM CO., LTD.Inventor: Hideki Asano
-
Publication number: 20020197810Abstract: A transistor has a gate with a variable work function and a gate oxide layer with variable thickness. The gate oxide layer has an area of reduced thickness at its center, and the gate is made from central and peripheral portions. The central portion is formed over the central (thinner) portion of the gate oxide layer, and the peripheral portions are formed over the thicker areas of the gate oxide layer. The gate, gate oxide layer, and two source/drain regions may be formed in a damascene trench for improved performance, and lightly doped drain (LDD) regions preferably extend from the source/drain regions in overlapping relationship with the peripheral portions of the gate. Additionally, a method for making an asymmetrical transistor is presented, which involves applying a gate oxide layer on a semiconductor layer in contact with a sidewall structure. A first spacer made of a gate material is formed on the structure and gate oxide layer.Type: ApplicationFiled: June 21, 2001Publication date: December 26, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hussein I. Hanafi, Suk H. Ku, Meikei Ieong
-
Publication number: 20020197811Abstract: A thin-film resistor includes a resistive element with a predetermined length and width deposited on a substrate. An insulator layer is patterned so as to cover all of the resistive element except the ends in the width direction and is tapered. Electrodes are connected to respective ends of the resistive element via a plating base layer. The electrodes have a reduced resistance. The thin-film resistor can exhibit high accuracy and a small range of variation of the resistance.Type: ApplicationFiled: June 13, 2002Publication date: December 26, 2002Applicant: Alps Electric Co., Ltd.Inventor: Kiyoshi Sato
-
Patent number: 6479360Abstract: In a semiconductor device comprising a resistance element electrically connected to a bipolar transistor, the bipolar transistor is formed on a silicon substrate and a predetermined resistance element is formed on an insulation film formed on the bipolar transistor based on results of measurements monitored for this transistor, in such a manner that the semiconductor device has prescribed characteristics.Type: GrantFiled: July 31, 2001Date of Patent: November 12, 2002Assignee: Oki Electric Industry Co., Ltd.Inventor: Hajime Hidaka
-
Patent number: 6458668Abstract: Disclosed is a method for manufacturing a hetero junction bipolar transistor capable of forming a ledge by using a low-priced contact aligner and in a selective wet etching manner, without having any expensive stepper and dry etching and forming a ballasting resistor, without having an additional NiCr thin film, whereby the manufacturing processes thereof can be embodied in simple and easy manners, thereby improving productivity and an economical efficiency.Type: GrantFiled: September 1, 2000Date of Patent: October 1, 2002Assignees: Telephus, Inc., Korea Advanced Institute of Science and TechnologyInventors: Tae Ho Yoon, Sang Hoon Cheon, Song Cheol Hong, Heung Seob Koo, Sea Houng Cho
-
Publication number: 20020102806Abstract: A thin film resistor (60) is contained between two metal interconnect layers (40, 100) of an integrated circuit. Contact may be made to the resistor (60) through vias (95) from the metal layer (100) above the resistor (60) to both the thin film resistor (60) and the underlying metal layer (40) simultaneously. The resistor (60) may include portions of a hard mask (70) under the vias (95) to protect the resistor material (60) during the via (95) etch. This design provides increased flexibility in fabricating the resistor (60) since processes, materials, and chemicals do not have to satisfy the conditions of both the resistor (60) and the rest of the integrated circuit (especially the interconnect layer 40) simultaneously.Type: ApplicationFiled: March 20, 2002Publication date: August 1, 2002Inventors: Fred D. Bailey, Stuart M. Jacobsen
-
Patent number: 6423593Abstract: There is provided a technique for forming an Ru film on the bottom of a deep hole with a considerable film thickness for the lower electrode of an information storage capacity element in order to improve the yield of manufacturing DRAMs. The Ru film is formed on the side wall and the bottom of a deep hole as material for preparing the lower electrode of an information storage capacity element to be produced there under the condition of a gasification flow rate ratio of the raw materials ((Ru(C2H5C5H4)2/O2) is not less than 10%. Then, the ratio of the film thickness of the Ru film on the bottom “b” of the hole to the largest film thickness “a” of the Ru film in the hole is not less than 50%.Type: GrantFiled: August 31, 2001Date of Patent: July 23, 2002Assignee: Hitachi, Ltd.Inventors: Satoshi Yamamoto, Shinpei Iijima
-
Patent number: 6423603Abstract: A transistor array including a plurality of transistors. Each transistor includes an emitter. An emitter region contact overlies each emitter region. At least one base region underlies each emitter region and is common to a plurality of transistors in the array. At least one base contact overlies the at least one base region and is associated with each transistor. A plurality of the base contacts are common to at least two transistors in the array. At least one collector reach through is associated with each transistor. A collector reach through contact overlies each collector reach through. A buried layer subcollector region of electrically conducting material electrically connects the collector reach through region to the collector pedestal region of each transistor.Type: GrantFiled: August 6, 2001Date of Patent: July 23, 2002Assignee: International Business Machines CorporationInventors: Robert A. Groves, Dale K. Jadus, Dominique L. Nguyen-Ngoc, Keith M. Walter
-
Patent number: 6403436Abstract: Subcollector layers or emitter layers constituting a bipolar transistor having different thicknesses form a two-layered structure. A resistor layer is formed at the same as one of the subcollector layers or one of the emitter layers, from the same material as that of the subcollector layer or emitter layer. A resistor is formed by the resistor layer made of the same material as that of the subcollector layer or emitter layer. A resistor with a desired resistance can be integrally built into a semiconductor device without adversely affecting the characteristics of a bipolar transistor.Type: GrantFiled: July 19, 2000Date of Patent: June 11, 2002Assignee: NEC CorporationInventor: Masahiro Tanomura
-
Patent number: 6392285Abstract: The present invention discloses a simple and convenient method for fabricating a capacitor device with BiCMOS processes. An electrode of the capacitor device formed according to the present invention is an ion doping region formed in an epitaxy layer so that the thickness of the dielectric layer of the capacitor device decreased relative to a specific ion concentration. Accordingly, the capacitor device formed therein has a high capacitance and good performance.Type: GrantFiled: December 14, 1999Date of Patent: May 21, 2002Assignee: Winbond Electronics CorporationInventors: Chih-Mu Huang, Chuan-Jane Chao, Chi-Hung Kao
-
Publication number: 20020028560Abstract: In a semiconductor device comprising a resistance element electrically connected to a bipolar transistor, the bipolar transistor is formed on a silicon substrate and a predetermined resistance element is formed on an insulation film formed on the bipolar transistor based on results of measurements monitored for this transistor, in such a manner that the semiconductor device has prescribed characteristics.Type: ApplicationFiled: July 31, 2001Publication date: March 7, 2002Inventor: Hajime Hidaka