Voltage Variable Capacitance Device Manufacture (e.g., Varactor, Etc.) Patents (Class 438/379)
-
Patent number: 8129814Abstract: An integrated circuit includes a Schottky diode having a cathode defined by an n-type semiconductor region, an anode defined by a cobalt silicide region, and a p-type region laterally annularly encircling the cobalt silicide region. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation. An n+-type contact region is laterally separated by the p-type region from the first silicide region and a second cobalt silicide region is formed in the n-type contact region. The silicided regions are defined by openings in a silicon blocking dielectric layer. Dielectric material is left over the p-type region. The p-type region may be formed simultaneously with source/drain regions of a PMOS transistor.Type: GrantFiled: April 12, 2011Date of Patent: March 6, 2012Assignee: Texas Instruments IncorporatedInventors: Sameer Prakash Pendharkar, Eugen Pompiliu Mindricelu
-
Patent number: 8105912Abstract: A method for increasing a voltage tolerance of a MOS device having a first capacitance value associated therewith is provided. The method includes the steps of: connecting at least a first capacitor in series with the MOS device, the first capacitor having a first capacitance value associated therewith, the first capacitor having a first terminal coupled to a gate of the MOS device and a second terminal adapted to receive a first signal; and adjusting a ratio of the first capacitance value and a second capacitance value associated with the MOS device such that a second signal present at the gate of the MOS device will be an attenuated version of the first signal. An amount of attenuation of the first signal is a function of the ratio of the first and second capacitance values.Type: GrantFiled: May 31, 2011Date of Patent: January 31, 2012Assignee: Agere Systems Inc.Inventor: Edward B. Harris
-
Publication number: 20120021586Abstract: Methods are disclosed for forming an improved varactor diode having first and second terminals. The methods include providing a substrate having a first surface in which are formed isolation regions separating first and second parts of the diode. A varactor junction is formed in the first part with a first side coupled to the first terminal and a second side coupled to the second terminal via a sub-isolation buried layer (SIBL) region extending under the bottom and partly up the sides of the isolation regions to a further doped region that is ohmically connected to the second terminal. The first part does not extend to the SIBL region. The varactor junction desirably comprises a hyper-abrupt doped region. The combination provides improved tuning ratio, operating frequency and breakdown voltage of the varactor diode while still providing adequate Q.Type: ApplicationFiled: September 30, 2011Publication date: January 26, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Rueda, Vishal P. Trivedi
-
Publication number: 20110298551Abstract: A three-dimensional integrated circuit includes a semiconductor substrate where the substrate has an opening extending through a first surface and a second surface of the substrate and where the first surface and the second surface are opposite surfaces of the substrate. A conductive material substantially fills the opening of the substrate to form a conductive through-substrate-via (TSV). An active circuit is disposed on the first surface of the substrate, an inductor is disposed on the second surface of the substrate and the TSV is electrically coupled to the active circuit and the inductor. The three-dimensional integrated circuit may include a varactor formed from a dielectric layer formed in the opening of the substrate such that the conductive material is disposed adjacent the dielectric layer and an impurity implanted region disposed surrounding the TSV such that the dielectric layer is formed between the impurity implanted region and the TSV.Type: ApplicationFiled: June 8, 2010Publication date: December 8, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsiao-Tsung YEN, Hsien-Pin HU, Jhe-Ching LU, Chin-Wei KUO, Ming-Fa CHEN, Sally LIU
-
Publication number: 20110291171Abstract: A variable capacitance device including a plurality of FETs, the sources and drains of each FET being coupled to a first terminal, the gates of each FET being coupled to a second terminal, the capacitance of said device between said first and second terminals varying as a function of the voltage across said terminals, the device further including a biasing providing a respective backgate bias voltage to each the FETs setting a respective gate threshold voltage thereof. The aggregate V-C characteristic can be tuned as desired, either at design time or dynamically. The greater the number of FETs forming the varactor, the greater the number of possible Vt values that can be individually set, so that arbitrary V-C characteristics can be more closely approximated.Type: ApplicationFiled: March 17, 2011Publication date: December 1, 2011Applicant: International Business Machines CorporationInventors: John J. Pekarik, William F. Clark, JR., Robert J. Gauthier, JR., Yun Shi, Yanli Zhang
-
Patent number: 8063426Abstract: An insulated gate semiconductor device (30) includes a gate (34), a source terminal (36), a drain terminal (38) and a variable input capacitance at the gate. A ratio between the input capacitance (Cfiss) when the device is on and the input capacitance Ciiss when the device is off is less than two and preferably substantially equal to one. This is achieved in one embodiment of the invention by an insulation layer 32 at the gate having an effective thickness dins larger than a minimum thickness.Type: GrantFiled: January 28, 2008Date of Patent: November 22, 2011Assignee: North-West UniversityInventors: Barend Visser, Ocker Cornelis De Jager
-
Patent number: 8062944Abstract: A method for fabricating non-volatile storage having individually controllable shield plates between storage elements. The shield plates are formed by depositing a conductive material such as doped polysilicon between storage elements and their associated word lines, and providing contacts for the shield plates. The shield plates reduce electromagnetic coupling between floating gates of the storage elements, and can be used to optimize programming, read and erase operations. In one approach, the shield plates provide a field induced conductivity between storage elements in a NAND string during a sense operation so that source/drain implants are not needed in the substrate. In some control schemes, alternating high and low voltages are applied to the shield plates. In other control schemes, a common voltage is applied to the shield plates.Type: GrantFiled: July 8, 2010Date of Patent: November 22, 2011Assignee: SanDisk Techologies Inc.Inventor: Masaaki Higashitani
-
Patent number: 8053866Abstract: An improved varactor diode (20, 50) having first (45) and second (44) terminals is obtained by providing a substrate (22, 52) having a first surface (21, 51) in which are formed isolation regions (28, 58) separating first (23, 53) and second (25, 55) parts of the diode (20, 50). A varactor junction (40, 70) is formed in the first part (23, 53) and having a first side (35, 66) coupled to the first terminal (45) and a second side (34, 54) coupled to the second terminal (44) via a sub-isolation buried layer (SIBL) region (26, 56) extending under the bottom (886) and partly up the sides (885) of the isolation regions (28, 58) to a further doped region (30, 32; 60, 62) ohmically connected to the second terminal (44). The first part (36, 66) does not extend to the SIBL region (26, 56). The varactor junction (40, 70) desirably comprises a hyper-abrupt doped region (34, 54).Type: GrantFiled: August 6, 2009Date of Patent: November 8, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Reuda, Vishal P. Trivedi
-
Publication number: 20110260293Abstract: Provided is a variable capacitance device including a nanomaterial layer made of a plurality of kinds of nanomaterials having characteristics different from each other, a first conductive layer electrically connected to at least a part of the nanomaterial layer, and a second conductive layer facing the nanomaterial layer and the first conductive layer through an insulating film.Type: ApplicationFiled: July 22, 2009Publication date: October 27, 2011Inventor: Kaoru Narita
-
Publication number: 20110230032Abstract: A method for increasing a voltage tolerance of a MOS device having a first capacitance value associated therewith is provided. The method includes the steps of: connecting at least a first capacitor in series with the MOS device, the first capacitor having a first capacitance value associated therewith, the first capacitor having a first terminal coupled to a gate of the MOS device and a second terminal adapted to receive a first signal; and adjusting a ratio of the first capacitance value and a second capacitance value associated with the MOS device such that a second signal present at the gate of the MOS device will be an attenuated version of the first signal. An amount of attenuation of the first signal is a function of the ratio of the first and second capacitance values.Type: ApplicationFiled: May 31, 2011Publication date: September 22, 2011Inventor: Edward B. Harris
-
Patent number: 8015538Abstract: The invention relates to noise isolation in semiconductor devices, and a design structure on which a subject circuit resides. A design structure is embodied in a machine readable medium used in a design process. The design structure includes a deep sub-collector located in a first epitaxial layer, and a doped region located in a second epitaxial layer, which is above the first epitaxial layer. The design structure further includes a reach-through structure penetrating from a surface of the device through the first and second epitaxial layers to the deep sub-collector, and a trench isolation structure penetrating from a surface of the device and surrounding the doped region.Type: GrantFiled: November 16, 2007Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Douglas D Coolbaugh, Xuefeng Liu, Robert M. Rassel, David C. Sheridan, Steven H. Voldman
-
Patent number: 7989302Abstract: Methods of forming hyper-abrupt p-n junctions and design structures for an integrated circuit containing devices structures with hyper-abrupt p-n junctions. The hyper-abrupt p-n junction is defined in a SOI substrate by implanting a portion of a device layer to have one conductivity type and then implanting a portion of this doped region to have an opposite conductivity type. The counterdoping defines the hyper-abrupt p-n junction. A gate structure carried on a top surface of the device layer operates as a hard mask during the ion implantations to assist in defining a lateral boundary for the hyper-abrupt p-n junction.Type: GrantFiled: June 7, 2010Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Alvin J. Joseph, Robert M. Rassel, Yun Shi
-
Patent number: 7989868Abstract: A MOS varactor for use in circuits and elements of a millimeter-wave frequency band, which is capable of reducing series resistance and enhancing a Q-factor by using a plurality of island-like gates seated in a well region of a substrate and gate contacts directly over the gates, includes: gate insulating layers arranged at equal intervals in the form of a (n×m) matrix, and a gate electrode placed on the gate insulating layers in a well region of a substrate; a gate contact which contacts the gate electrode; a first metal wire, which is electrically connected to the gate contact; source/drain contacts arranged at equal intervals in a matrix to form apexes of a square centered at the gate electrode and contact a doping region except for the bottom of the gate insulating layers; and a second metal wire, which is electrically connected to the source/drain contacts.Type: GrantFiled: September 23, 2009Date of Patent: August 2, 2011Assignee: Korea University Industrial & Academic Collaboration FoundationInventors: Jae-Sung Rieh, Yong Ho Oh, Sue Yeon Kim, Seung Yong Lee
-
Patent number: 7985615Abstract: The present invention relates to embodiments of TPV cell structures based on carbon nanotube and nanowire materials. One embodiment according to the present invention is a p-n junction carbon nanotube/nanowire TPV cell, which is formed by p-n junction wires. A second embodiment according to the present invention is a carbon nanotube/nanowire used as a p-type (or n-type), and using bulk material as the other complementary type to a form p-n junction TPV cell. A third embodiment according to the present invention uses a controllable Schottky barrier height between a one-dimensional nanowire and a metal contact to form the built-in potential of the TPV cells.Type: GrantFiled: November 20, 2006Date of Patent: July 26, 2011Assignee: The Regents of the University of CaliforniaInventors: Fei Liu, Ma Siguang, Kang L. Wang
-
Patent number: 7968973Abstract: A semiconductor element for macro and micro frequency tuning, and an antenna and a frequency tuning circuit having the semiconductor element, are provided. The semiconductor element includes first and second semiconductors which have a same polarity, a third semiconductor which has a polarity opposite to the polarity of the first and second semiconductors and is interposed between the first and the second semiconductors, a first intrinsic semiconductor which is interposed between the first and the third semiconductors, and a second intrinsic semiconductor which is interposed between the third and the second semiconductors.Type: GrantFiled: March 28, 2007Date of Patent: June 28, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-won Jung, Jung-han Choi, In-sang Song, Young-eil Kim
-
Patent number: 7952131Abstract: Large tuning range junction varactor includes first and second junction capacitors coupled in parallel between first and second varactor terminals. First and second plates of the capacitors are formed by three alternating doped regions in a substrate. The second and third doped regions are of the same type sandwiching the first doped region of the second type. A first varactor terminal is coupled to the second and third doped regions and a second varactor terminal is coupled to the first doped region. At the interfaces of the doped regions are first and second depletion regions, the widths of which can be varied by varying the voltage across the terminals from zero to full reverse bias. At zero bias condition, junction capacitance (Cmax) is enhanced due to summation of two junction capacitances in parallel. At reverse bias condition, with the merging of the two junction depletion widths, the capacitor areas are drastically reduced, thereby reducing Cmin significantly.Type: GrantFiled: June 21, 2010Date of Patent: May 31, 2011Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventor: Manju Sarkar
-
Patent number: 7943472Abstract: Cobalt silicide (CoSi2) Schottky diodes fabricated per the current art suffer from excess leakage currents in reverse bias. In this invention, an floating p-type region encircles each anode of a CoSi2 Schottky diode comprising of one or more CoSi2 anodes. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation.Type: GrantFiled: January 31, 2008Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Sameer Pendharkar, Eugen Pompiliu Mindricelu
-
Patent number: 7943471Abstract: The present invention is directed to a diode with an asymmetric silicon germanium anode and methods of making same. In one illustrative embodiment, the diode includes an anode comprising a P-doped silicon germanium material formed in a semiconducting substrate, an N-doped silicon cathode formed in the semiconducting substrate, a first conductive contact that is conductively coupled to the anode and a second conductive contact that is conductively coupled to the cathode.Type: GrantFiled: May 15, 2006Date of Patent: May 17, 2011Assignee: GlobalFoundries Inc.Inventors: James F. Buller, Jian Chen
-
Patent number: 7919382Abstract: An improved varactor diode (40) is obtained by providing a substrate (70) having a first surface (73) and in which are formed a first N region (46) having a first peak dopant concentration (47) located at a first depth (48) beneath the surface (73), and a first P region 49having a second peak dopant concentration (50) greater than the first peak dopant concentration located at a second depth (51) beneath the surface less than the first depth (48), and a second P region (42) having a third peak dopant concentration (43) greater than the second peak dopant concentration and located at a third depth at or beneath the surface (73) less than the second depth (51), so that the first P region (49) provides a retrograde doping profile whose impurity concentration increases with distance from the inward edge (44) of the second P region (42) up to the second peak dopant concentration (50).Type: GrantFiled: September 9, 2008Date of Patent: April 5, 2011Assignee: Freescale Semicondcutor, Inc.Inventor: Vishal P. Trivedi
-
Patent number: 7902585Abstract: An integrated variable voltage diode capacitor topology applied to a circuit providing a variable voltage load for controlling variable capacitance. The topology includes a first pair of anti-series varactor diodes, wherein the diode power-law exponent n for the first pair of anti-series varactor diodes in the circuit is equal or greater than 0.5, and the first pair of anti-series varactor diodes have an unequal size ratio that is set to control third-order distortion. The topology also includes a center tap between the first pair anti-series varactor diodes for application of the variable voltage load. In preferred embodiments, a second pair of anti-series varactor diodes is arranged anti-parallel to the first pair of anti-series varactor diodes so the combination of the first pair of anti-series varactor diodes and the second pair of anti-series varactor diodes control second-order distortion as well.Type: GrantFiled: June 6, 2006Date of Patent: March 8, 2011Assignees: Technical University Delft, The Regents of the University of CaliforniaInventors: Lawrence E. Larson, Leonardus C. N. de Vreede
-
Publication number: 20110038093Abstract: The present invention relates to a MEMS, being developed for e.g. a mobile communication application, such as switch, tunable capacitor, tunable filter, phase shifter, multiplexer, voltage controlled oscillator, and tunable matching network. The volume change of phase-change layer is used for a bi-stable actuation of the MEMS device. The MEMS device comprises at least a bendable cantilever, a phase change layer, and electrodes. A process to implement this device and a method for using is given.Type: ApplicationFiled: April 17, 2009Publication date: February 17, 2011Applicant: NXP B.V.Inventors: Yukiko Furukawa, Klaus Reimann, Christina Adriana Renders, Liesbeth Van Pieterson, Jin Liu, Friso Jacobus Jedema
-
Publication number: 20110031588Abstract: An improved varactor diode (20, 50) having first (45) and second (44) terminals is obtained by providing a substrate (22, 52) having a first surface (21, 51) in which are formed isolation regions (28, 58) separating first (23, 53) and second (25, 55) parts of the diode (20, 50). A varactor junction (40, 70) is formed in the first part (23, 53) and having a first side (35, 66) coupled to the first terminal (45) and a second side (34, 54) coupled to the second terminal (44) via a sub-isolation buried layer (SIBL) region (26, 56) extending under the bottom (886) and partly up the sides (885) of the isolation regions (28, 58) to a further doped region (30, 32; 60, 62) ohmically connected to the second terminal (44). The first part (36, 66) does not extend to the SIBL region (26, 56). The varactor junction (40, 70) desirably comprises a hyper-abrupt doped region (34, 54).Type: ApplicationFiled: August 6, 2009Publication date: February 10, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Pamela J. Welch, Wen Ling Huang, David G. Morgan, Hernan A. Rueda, Vishal P. Trivedi
-
Patent number: 7829424Abstract: The present invention is directed to a method of fabricating an integrated circuit package having decoupling capacitors using a package design conceived for use without decoupling capacitors. The package is implemented with a minimal redesign of the original design and not requiring any redesign of the signal trace pattern. The invention involves replacing top and bottom bond pads with via straps and then covering the top and bottom reference planes with a dielectric layer having conductive vias that electrically connect with the underlying via straps. Planes having the opposite polarity of the underlying reference plane are then formed on the dielectric layer. These planes include an array of bonding pads in registry with the vias. Decoupling capacitors are mounted to the top of the package and electrically connected with the plane on top of the package and the immediately underlying reference plane without the electrical connections to the capacitors passing through the signal planes of the package.Type: GrantFiled: July 16, 2008Date of Patent: November 9, 2010Assignee: LSI CorporationInventors: Leah Miller, Ivor Barber, Aritharan Thurairajaratnam
-
Publication number: 20100279483Abstract: A lateral passive device is disclosed including a dual annular electrode. The annular electrodes form an anode and a cathode. The annular electrodes allow anode and cathode series resistances to be optimized to the lowest values at a fixed device area. In addition, the parasitic capacitance to a bottom plate (substrate) is greatly reduced. In one embodiment, a device includes a first annular electrode surrounding a second annular electrode formed on a substrate, and the second annular electrode surrounds an insulator region. A related method is also disclosed.Type: ApplicationFiled: July 13, 2010Publication date: November 4, 2010Inventors: David S. Collins, Jeffrey B. Johnson, Xuefeng Liu, Bradley A. Orner, Robert M. Rassel, David C. Sheridan
-
Patent number: 7824997Abstract: A method for micro-machining a varactor that is part of a membrane suspended MEMS tunable filter. In one non-limiting embodiment, the method includes providing a main substrate; depositing a membrane on the main substrate; depositing and patterning a plurality of sacrificial photoresist layers at predetermined times during the fabrication of the varactor; depositing metal layers that define a fabricated varactor structure enclosed within photoresist; coupling a carrier substrate to the fabricated structure opposite to the main substrate using a release layer; etching a central portion of the main substrate to expose the membrane; removing the carrier substrate by dissolving the release layer in a material that attacks the release layer but does not dissolve the photoresist; and removing the photoresist layers to provide a released varactor.Type: GrantFiled: March 27, 2008Date of Patent: November 2, 2010Assignee: EMAG Technologies, Inc.Inventors: Alexandros Margomenos, Linda P. B. Katehi, Yuxing Tang
-
Patent number: 7821103Abstract: An improved varactor diode (40) is obtained by providing a substrate (41) having a first surface (43), in which are formed a P+ region (53, 46) proximate the first surface (43), a first N region (54, 45) located beneath the P+ region (53, 46), an N well region (56, 44) located beneath the first N region (54, 45) and a first P counter-doped region (55) located between the first N region (54, 45) and the N well region (56, 44), thereby forming an P+NPN structure for the varactor diode. In some embodiments, a second P-type counter-doped region (59) is provided within the N-well region (56, 44) so as to reduce the N doping concentration within the N well region (56, 44) but without creating a further PN junction therein. The net doping profile (52) provides varactor diodes (40) having a larger tuning ratio than varactors (20) without such counter-doped regions. By interchanging N and P regions an N+PNP varactor is obtained.Type: GrantFiled: September 9, 2008Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Chun-Li Liu, Olin K. Hartin, Jay P. John, Vishal P. Trivedi, James A. Kirchgessner
-
Patent number: 7816197Abstract: One or more on-chip VNCAP or MIMCAP capacitors utilize a variable MOS capacitor to improve the uniform capacitance value of the capacitors. This permits the production of silicon semiconductor chips on which are mounted capacitors having capacitive values that are precisely adjusted to be within a range of between about 1% and 5% of their design value. This optimization can be achieved by the use of a back-to-back connection between a pair of the variable MOS capacitors for DC decoupling. It involves the parallelization of on-chip BEOL capacitance of VNCAP and/or MIMCAP capacitors by the insertion in the FEOL of pairs of back-to-back variable MOS capacitors.Type: GrantFiled: May 8, 2009Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Jonghae Kim, Moon J. Kim, Jean-Oliver Plouchart, Robert E. Trzcinski
-
Publication number: 20100244113Abstract: The present invention provides a MOS varactor for use in circuits and elements of a millimeter-wave frequency band, which is capable of reducing series resistance and enhancing a Q-factor by using a plurality of island-like gates seated in a well region of a substrate and gate contacts directly over the gates, and a method of fabricating the MOS varactor.Type: ApplicationFiled: September 23, 2009Publication date: September 30, 2010Applicant: KOREA UNIVERSITY INDUSTRIAL & ACADEMIC COLLABORATION FOUNDATIONInventors: Jae-Sung Rieh, Yong Ho Oh, Sue Yeon Kim, Seung Yong Lee
-
Patent number: 7804119Abstract: Device structures with hyper-abrupt p-n junctions, methods of forming hyper-abrupt p-n junctions, and design structures for an integrated circuit containing devices structures with hyper-abrupt p-n junctions. The hyper-abrupt p-n junction is defined in a SOI substrate by implanting a portion of a device layer to have one conductivity type and then implanting a portion of this doped region to have an opposite conductivity type. The counterdoping defines the hyper-abrupt p-n junction. A gate structure carried on a top surface of the device layer operates as a hard mask during the ion implantations to assist in defining a lateral boundary for the hyper-abrupt-n junction.Type: GrantFiled: April 8, 2008Date of Patent: September 28, 2010Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Alvin J. Joseph, Robert M. Rassel, Yun Shi
-
Publication number: 20100237468Abstract: On-chip capacitors with a variable capacitance, as well as design structures for a radio frequency integrated circuit, and method of fabricating and method of tuning on-chip capacitors. The on-chip capacitor includes first and second ports powered with opposite polarities, first and second electrodes, and first and second voltage-controlled units. Each of the first and second voltage-controlled units is switched between a first state in which the first and second electrodes are electrically isolated from the first and second ports and a second state. When the first voltage-controlled unit is switched to the second state, the first electrode is electrically connected with the first port. When the second voltage-controlled unit is switched to the second state the second electrode is electrically connected with the second port. The on-chip capacitor has a larger capacitance value when the first and second voltage-controlled units are in the second state.Type: ApplicationFiled: September 2, 2009Publication date: September 23, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas M. Daley, Mete Erturk, Edward J. Gordon
-
Publication number: 20100214716Abstract: A MEMS capacitive device (90) includes a fixed capacitor plate (104) formed on a surface (102) of a substrate (100). A movable capacitor plate (114) is suspended above the fixed capacitor plate (104) by compliant members (116) anchored to the surface (102). A movable element (120) is positioned in spaced apart relationship from the movable capacitor plate (104) and has an actuator (130) formed thereon. Actuation of the actuator (130) causes abutment of a portion of the movable element (120) against a contact surface (136) of the movable plate (114). The abutment moves the movable plate (114) toward the fixed plate (104) to alter a capacitance (112) between the plates (104, 114). Another substrate (118) may be coupled to the substrate (100) such that a surface (126) of the substrate (118) faces the surface (102) of the substrate (100). The movable element (120) may be formed on the surface (126).Type: ApplicationFiled: February 23, 2009Publication date: August 26, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Melvy F. Miller
-
Publication number: 20100213513Abstract: A hyperabrupt diode structure includes a substrate formed from a low-ohmic contact material, a graded semiconductor layer comprising gallium arsenide, an offset layer comprising indium gallium phosphide over the graded semiconductor layer, a contact layer comprising gallium arsenide over the offset layer, a first electrical contact on the substrate, the first electrical contact forming a cathode of the hyperabrupt diode structure, and a second electrical contact over the contact layer, the second electrical contact forming an anode of the hyperabrupt diode structure.Type: ApplicationFiled: February 26, 2009Publication date: August 26, 2010Applicant: Skyworks Solutions, Inc.Inventors: Peter J. Zampardi, HsiangChih Sun
-
Patent number: 7781286Abstract: A method for fabricating non-volatile storage having individually controllable shield plates between storage elements. The shield plates are formed by depositing a conductive material such as doped polysilicon between storage elements and their associated word lines, and providing contacts for the shield plates. The shield plates reduce electromagnetic coupling between floating gates of the storage elements, and can be used to optimize programming, read and erase operations. In one approach, the shield plates provide a field induced conductivity between storage elements in a NAND string during a sense operation so that source/drain implants are not needed in the substrate. In some control schemes, alternating high and low voltages are applied to the shield plates. In other control schemes, a common voltage is applied to the shield plates.Type: GrantFiled: June 25, 2007Date of Patent: August 24, 2010Assignee: Sandisk CorporationInventor: Masaaki Higashitani
-
Patent number: 7772080Abstract: A semiconductor device has an integrated passive device (IPD) formed on a substrate. The IPD can be a metal-insulator-metal capacitor or an inductor formed as a coiled conductive layer. A signal interconnect structure is formed on the front side or backside of the substrate. The signal interconnect structure is electrically connected to the IPD. A thin film ZnO layer is formed on the substrate as a part of an electrostatic discharge (ESD) protection structure. The thin film ZnO layer has a non-linear resistance as a function of a voltage applied to the layer. A conductive layer is formed on the substrate. The thin film ZnO layer is electrically connected between the signal interconnect structure and conductive layer to provide an ESD path to protect the IPD from an ESD transient. A ground interconnect structure is formed on the substrate and electrically connects the conductive layer to a ground point.Type: GrantFiled: July 2, 2008Date of Patent: August 10, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Robert C. Frye, Yaojian Lin, Rui Huang
-
Publication number: 20100176489Abstract: Disclosed are one-port and two-port microelectromechanical structures including variable capacitors, switches, and filter devices. High aspect-ratio micromachining is used to implement low-voltage, large value tunable and fixed capacitors, and the like. Tunable capacitors can move in the plane of the substrate by the application of DC voltages and achieve greater than 240 percent of tuning. Exemplary microelectromechanical apparatus comprises a single crystalline silicon substrate, and a conductive structure laterally separated from the single crystalline silicon substrate by first and second high aspect ratio gaps of different size, wherein at least one of the high aspect ratio gaps has an aspect ratio of at least 30:1, and is vertically anchored to the single crystalline silicon substrate by way of silicon nitride.Type: ApplicationFiled: January 10, 2009Publication date: July 15, 2010Inventors: Farrokh Ayazi, Mina Raieszadeh, Pezhman Monadgemi
-
Patent number: 7750419Abstract: An RF MEMS tuneable arrangement, e.g. variable capacitor, having two or more tunable devices, e.g. variable capacitances, a coupling circuit arranged to couple the tunable devices together to provide a combined output, e.g. a combined capacitance, that is variable according to a tuning signal. The coupling circuit is reconfigurable to alter a response of the arrangement to changes in the tuning signal, to enable a broader range of applications, manufacturing cost reductions and more flexibility in design. The device can have a pivoted beam (30), actuable by a control signal, the beam having electrodes (40, 60) at either side of the pivot, and corresponding fixed electrodes (50, 70) facing the electrodes on the beam to provide a two or more variable devices such as switches or variable capacitors, arranged such that a given movement of the beam causes electrode separation in the same direction for the two or more switches or capacitors.Type: GrantFiled: December 18, 2006Date of Patent: July 6, 2010Assignee: EPCOS AGInventor: Achim Hilgers
-
Publication number: 20100155897Abstract: A deep trench varactor structure compatible with a deep trench capacitor structure and methods of manufacturing the same are provided. A buried plate layer is formed on a second deep trench, while the first trench is protected from formation of any buried plate layer. The inside of the deep trenches is filled with a conductive material to form inner electrodes. At least one doped well is formed outside and abutting portions of the first deep trench and constitutes at least one outer varactor electrode. Multiple doped wells may be connected in parallel to provide a varactor having complex voltage dependency of capacitance. The buried plate layer and another doped well connected thereto constitute an outer electrode of a linear capacitor formed on the second deep trench.Type: ApplicationFiled: December 23, 2008Publication date: June 24, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David S. Collins, Robert M. Rassel, Eric Thompson
-
Patent number: 7741187Abstract: Large tuning range junction varactor includes first and second junction capacitors coupled in parallel between first and second varactor terminals. First and second plates of the capacitors are formed by three alternating doped regions in a substrate. The second and third doped regions are of the same type sandwiching the first doped region of the second type. A first varactor terminal is coupled to the second and third doped regions and a second varactor terminal is coupled to the first doped region. At the interfaces of the doped regions are first and second depletion regions, the widths of which can be varied by varying the voltage across the terminals from zero to full reverse bias. At zero bias condition, junction capacitance (Cmax) is enhanced due to summation of two junction capacitances in parallel. At reverse bias condition, with the merging of the two junction depletion widths, the capacitor areas are drastically reduced, thereby reducing Cmin significantly.Type: GrantFiled: September 20, 2007Date of Patent: June 22, 2010Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventor: Manju Sarkar
-
Patent number: 7732293Abstract: A diode structure fabrication method. In a P? substrate, an N+ layer is implanted. The N+ layer has an opening whose size affects the breakdown voltage of the diode structure. Upon the N+ layer, an N? layer is formed. Then, a P+ region is formed to serve as an anode of the diode structure. An N+ region can be formed on the surface of the substrate to serve as a cathode of the diode structure. By changing the size of the opening in the N+ layer during fabrication, the breakdown voltage of the diode structure can be changed (tuned) to a desired value.Type: GrantFiled: August 4, 2008Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventor: Steven H. Voldman
-
Patent number: 7714412Abstract: The present invention provides a varactor that has increased tunability and a high quality factor Q as well as a method of fabricating the varactor. The method of the present invention can be integrated into a conventional CMOS processing scheme or into a conventional BiCMOS processing scheme. The method includes providing a structure that includes a semiconductor substrate of a first conductivity type and optionally a subcollector or isolation well (i.e., doped region) of a second conductivity type located below an upper region of the substrate, the first conductivity type is different from said second conductivity type. Next, a plurality of isolation regions are formed in the upper region of the substrate and then a well region is formed in the upper region of the substrate. In some cases, the doped region is formed at this point of the inventive process. The well region includes outer well regions of the second conductivity type and an inner well region of the first conductivity type.Type: GrantFiled: August 27, 2004Date of Patent: May 11, 2010Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Douglas B. Hershberger, Robert M. Rassel
-
Patent number: 7704845Abstract: Disclosed is a varactor and/or variable capacitor. The varactor/variable capacitor includes a plurality of first conductive-type wells vertically formed on a substrate, a plurality of second conductive-type ion implantation areas formed in the first conductive-type wells, at least one second conductive-type plug electrically connected to the second conductive-type ion implantation areas, an isolation layer formed at sides of an uppermost second conductive-type ion implantation area, and a first conductive-type ion implantation area in an uppermost first conductive-type well electrically disconnected from the uppermost second conductive-type ion implantation area by the isolation area.Type: GrantFiled: December 13, 2007Date of Patent: April 27, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Su Lim
-
Patent number: 7700453Abstract: Method of fabricating a varactor that includes providing a semiconductor substrate, doping a lower region of the semiconductor substrate with a first dopant at a first energy level, doping a middle region of the semiconductor substrate with a second dopant at a second energy level lower than the first energy level, and doping an upper region of the semiconductor substrate with a third dopant at a third energy level lower than the second energy level.Type: GrantFiled: April 9, 2007Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Stephen S. Furkay, Jeffrey B. Johnson, Robert M. Rassel, David C. Sheridan
-
Publication number: 20100093148Abstract: Methods and heterostructure barrier varactor (HBV) diodes optimized for application with frequency multipliers at providing outputs at submillimeter wave frequencies and above. The HBV diodes include a silicon-containing substrate, an electrode over the silicon-containing substrate, and one or more heterojunction quantum wells of alternating layers of Si and SiGe of one or more electrodes of the diode. Each SiGe quantum well preferably has a floating SiGe layer between adjacent SiGe gradients followed by adjacent Si layers, such that, a single homogeneous structure is provided characterized by having no distinct separations. The plurality of Si/SiGe heterojunction quantum wells may be symmetric or asymmetric.Type: ApplicationFiled: December 17, 2009Publication date: April 15, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Erik M. Dahlstrom, Alvin J. Joseph, Robert M. Rassel, David C. Sheridan
-
Patent number: 7692271Abstract: Structure and methods for a differential junction varactor. The structure includes: a silicon first region formed in a silicon substrate, the first region of a first dopant type; and a plurality of silicon second regions in physical and electrical contact with the first region, the plurality of second regions spaced apart and not in physical contact with each other, the plurality of second regions of a second dopant type, the first dopant type different from the second dopant type; a cathode terminal electrically connected to the first region; a first anode terminal electrically connected to a first set of second regions of the plurality of second regions; and a second anode terminal electrically connected to a second set of second silicon regions of the plurality of second regions, second regions of the first set of second regions alternating with second regions of the second set of second regions.Type: GrantFiled: February 28, 2007Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Frederick Gustav Anderson, Robert Mark Rassel, Nicholas Theodore Schmidt, Xudong Wang
-
Publication number: 20100059860Abstract: An improved varactor diode (40) is obtained by providing a substrate (41) having a first surface (43), in which are formed a P+ region (53, 46) proximate the first surface (43), a first N region (54, 45) located beneath the P+ region (53, 46), an N well region (56, 44) located beneath the first N region (54, 45) and a first P counter-doped region (55) located between the first N region (54, 45) and the N well region (56, 44), thereby forming an P+NPN structure for the varactor diode. In some embodiments, a second P-type counter-doped region (59) is provided within the N-well region (56, 44) so as to reduce the N doping concentration within the N well region (56, 44) but without creating a further PN junction therein. The net doping profile (52) provides varactor diodes (40) having a larger tuning ratio than varactors (20) without such counter-doped regions. By interchanging N and P regions an N+PNP varactor is obtained.Type: ApplicationFiled: September 9, 2008Publication date: March 11, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Chun-Li Liu, Olin L. Hartin, Jay P. John, James A. Kirchgessner, Vishal P. Trivedi
-
Publication number: 20100059850Abstract: A varactor diode includes a contact layer having a first conductivity type, a voltage blocking layer having the first conductivity and a first net doping concentration on the contact layer, a blocking junction on the voltage blocking layer, and a plurality of discrete doped regions in the voltage blocking layer and spaced apart from the carrier injection junction. The plurality of discrete doped regions have the first conductivity type and a second net doping concentration that is higher than the first net doping concentration, and the plurality of discrete doped regions are configured to modulate the capacitance of the varactor diode as a depletion region of the varactor diode expands in response to a reverse bias voltage applied to the blocking junction. Related methods of forming a varactor diode are also disclosed.Type: ApplicationFiled: September 8, 2008Publication date: March 11, 2010Inventor: Christopher Harris
-
Publication number: 20100059859Abstract: An improved varactor diode (40) is obtained by providing a substrate (70) having a first surface (73) and in which are formed a first N region (46) having a first peak dopant concentration (47) located at a first depth (48) beneath the surface (73), and a first P region having a second peak dopant concentration (50) greater than the first peak dopant concentration located at a second depth (51) beneath the surface less than the first depth (48), and a second P region (42) having a third peak dopant concentration (43) greater than the second peak dopant concentration and located at a third depth at or beneath the surface (73) less than the second depth (51), so that the first P region (49) provides a retrograde doping profile whose impurity concentration increases with distance from the inward edge (44) of the second P region (42) up to the second peak dopant concentration (50).Type: ApplicationFiled: September 9, 2008Publication date: March 11, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Vishal P. Trivedi
-
Publication number: 20100019351Abstract: A varactor may have a first terminal connected to a gate. The gate may be formed from a p-type polysilicon gate conductor. The gate may also have a gate insulator formed from a layer of insulator such as silicon oxide. The gate insulator may be located between the gate conductor and a body region. Source and drain contact regions may be formed in a silicon body region. The body region and the source and drain may be doped with n-type dopant. The varactor may have a second terminal connected to the n-type source and drain. A control voltage may be used to adjust the level of capacitance produced by the varactor between the first and second terminals. A positive control voltage may produce a larger capacitance than a negative control voltage. Application of the negative control voltage may produce a depletion layer in the p+ polysilicon gate layer.Type: ApplicationFiled: July 28, 2008Publication date: January 28, 2010Inventors: Albert Ratnakumar, Qi Xiang, Jeffrey Xiaoqi Tung
-
Publication number: 20100006981Abstract: A capacitance arrangement comprising at least one parallel-plate capacitor comprising a first electrode means, a dielectric layer and a second electrode means partly overlapping each other. A misalignment limit is given. Said first electrode means comprises a first and a second electrode arranged symmetrically with respect to a longitudinal axis, said first and second electrodes have a respective first edge, which face each other, are linear and parallel such that a gap is defined there between. Said second electrode means comprises a third electrode with a first section and a second section disposed on opposite sides of said gap interconnected by means of an intermediate section, which is delimited by a function depending on a first parameter and a second parameter. One of said two parameters is adapted to be selected hence allowing calculation of the other parameter to determine the shape and size of the second electrode means.Type: ApplicationFiled: October 12, 2006Publication date: January 14, 2010Inventors: Spartak Gevorgyan, Anatoli Deleniv, Per Thomas Lewin
-
Patent number: 7647218Abstract: Disclosed is a method for detecting properties of a Metal Oxide Silicon (MOS) varactor, which includes: establishing a MOS varactor model equation in conjunction with an area of a gate; calculating values of the coefficients of the MOS varactor model equation through measurements for test materials; and extracting the properties of a capacitor of the MOS varactor using the calculated values of the coefficients. According to the method, the MOS varactor model equation can be expressed by Cgate=[Cigate×Area+Cpgate×Perimeter]×N, wherein, Cgate denotes gate capacitance for voltage applied to the gate, Cigate denotes intrinsic gate capacitance, Cpgate denotes perimeter gate capacitance, and N denotes the number of gate fingers. The MOS varactor model equation can be applicable to various sized capacitors, so that it is possible to estimate a gate capacitance for voltage applied to a gate, considering the differences due to the surface shapes of a device.Type: GrantFiled: October 24, 2006Date of Patent: January 12, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Jung Hyun Choi