Having Air-gap Dielectric (e.g., Groove, Etc.) Patents (Class 438/421)
-
Publication number: 20120199938Abstract: A semiconductor memory device includes a semiconductor substrate defining active regions partitioned by an isolation region, conductive lines spaced apart from each other and crossing the active regions over the semiconductor substrate, a thin film pattern formed on a top portion of the conductive lines having opening portions exposing part of the conductive lines in a width wider than a width of the conductive lines, an insulating layer filling the opening portions and formed over the thin film pattern, and an air gap formed between the conductive lines below the insulating layer and the thin film pattern.Type: ApplicationFiled: May 16, 2011Publication date: August 9, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Sung Min Hwang, Hyeon Soo Kim
-
Patent number: 8232653Abstract: A wiring structure includes a conductive pattern on a substrate, a first insulation layer pattern between adjacent conductive patterns and a second insulation layer pattern on the first insulation layer pattern. The first insulation layer pattern is separated from the conductive pattern by a first distance to provide a first air gap. The second insulation layer pattern is spaced apart from the conductive pattern by a second distance substantially smaller than the first distance to provide a second air gap. The wiring structure may have a reduced parasitic capacitance while simplifying processes for forming the wiring structure.Type: GrantFiled: March 25, 2010Date of Patent: July 31, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Kyoung-Woo Lee
-
Publication number: 20120178235Abstract: Air gap isolation in non-volatile memory arrays and related fabrication processes are provided. Air gaps are formed at least partially in isolation regions between active areas of the substrate. The air gaps may further extend above the substrate surface between adjacent layer stack columns. A sacrificial material is formed at least partially in the isolation regions, followed by forming a dielectric liner. The sacrificial material is removed to define air gaps prior to forming the control gate layer and then etching it and the layer stack columns to form individual control gates and columns of non-volatile storage elements.Type: ApplicationFiled: January 11, 2012Publication date: July 12, 2012Inventors: Jayavel Pachamuthu, Vinod R. Purayath, George Matamis
-
Patent number: 8211777Abstract: A semiconductor substrate having a main surface, first and second floating gates formed spaced apart from each other on the main surface of the semiconductor substrate, first and second control gates respectively located on the first and second floating gates, a first insulation film formed on the first control gate, a second insulation film formed on the second control gate to contact the first insulation film, and a gap portion formed at least between the first floating gate and the second floating gate by achieving contact between the first insulation film and the second insulation film are included. With this, a function of a nonvolatile semiconductor device can be ensured and a variation in a threshold voltage of a floating gate can be suppressed.Type: GrantFiled: March 19, 2010Date of Patent: July 3, 2012Assignee: Renesas Electronics CorporationInventors: Yasuaki Yonemochi, Hisakazu Otoi, Akio Nishida, Shigeru Shiratake
-
Publication number: 20120156855Abstract: A method of manufacturing a semiconductor device includes forming a plurality of strings spaced a first distance from each other, each string including first preliminary gate structures spaced a second distance, smaller than the first distance, between second preliminary gate structures, forming a first insulation layer to cover the first and second preliminary gate structures, forming an insulation layer structure to fill a space between the strings, forming a sacrificial layer pattern to partially fill spaces between first and second preliminary gate structures, removing a portion of the first insulation layer not covered by the sacrificial layer pattern to form a first insulation layer pattern, reacting portions of the first and second preliminary gate structures not covered by the first insulation layer pattern with a conductive layer to form gate structures, and forming a capping layer on the gate structures to form air gaps between the gate structures.Type: ApplicationFiled: November 22, 2011Publication date: June 21, 2012Inventor: Jae-Hwang SIM
-
Patent number: 8202783Abstract: An interconnect structure is provided that includes at least one patterned and cured low-k material located on a surface of a patterned graded cap layer. The at least one cured and patterned low-k material and the patterned graded cap layer each have conductively filled regions embedded therein. The patterned and cured low-k material is a cured product of a functionalized polymer, copolymer, or a blend including at least two of any combination of polymers and/or copolymers having one or more acid-sensitive imageable groups, and the graded cap layer includes a lower region that functions as a barrier region and an upper region that has antireflective properties of a permanent antireflective coating.Type: GrantFiled: September 29, 2009Date of Patent: June 19, 2012Assignee: International Business Machines CorporationInventors: Qinghuang Lin, Deborah A. Neumayer
-
Publication number: 20120129316Abstract: A method for forming fine pattern includes sequentially forming a first thin film and a second thin film over a target layer for patterning, forming a partition over the second thin film, removing the partition after forming spacers on sidewalls of the partition, forming first pattern of the second thin film by etching the second thin film of a first region and the second thin film of a second region while exposing the spacers, forming second pattern of the second thin film by using the spacers as masks and etching the first pattern of the second thin film in the first region, forming first thin film pattern by using the first and second patterns of the second thin film as masks in the first and second regions and etching the first thin film, and etching the pattern target layer.Type: ApplicationFiled: November 21, 2011Publication date: May 24, 2012Applicant: Hynix Semiconductor Inc.Inventor: Young-Kyun JUNG
-
Publication number: 20120091555Abstract: A semiconductor device includes a first semiconductor chip including a first surface, a second surface and a first terminal arranged on the first surface, a second semiconductor chip including a first surface, a second surface and a second terminal arranged on the first surface of the second semiconductor chip, a support substrate including a first surface bonded to the second surfaces of the first semiconductor chip and the second semiconductor chip, and an isolation groove formed on the first surface of the support substrate. The isolation includes a pair of side surfaces continuously extending from opposing side surfaces of the first semiconductor chip and the second semiconductor chip, respectively, and the isolation groove is formed into the support substrate to extend from the first surface of the support substrate. The isolation groove has a depth less than a thickness of the support substrate.Type: ApplicationFiled: October 18, 2011Publication date: April 19, 2012Applicant: ROHM CO., LTD.Inventor: Toshio NAKASAKI
-
Patent number: 8148235Abstract: Methods of forming air gaps between interconnects of integrated circuits and structures thereof are disclosed. A first insulating material is deposited over a workpiece, and a second insulating material having a sacrificial portion is deposited over the first insulating material. Conductive lines are formed in the first and second insulating layers. The second insulating material is treated to remove the sacrificial portion, and at least a portion of the first insulating material is removed, forming air gaps between the conductive lines. The second insulating material is impermeable as deposited and permeable after treating it to remove the sacrificial portion. A first region of the workpiece may be masked during the treatment, so that the second insulating material becomes permeable in a second region of the workpiece yet remains impermeable in the first region, thus allowing the formation of the air gaps in the second region, but not the first region.Type: GrantFiled: November 13, 2009Date of Patent: April 3, 2012Assignee: Infineon Technologies AGInventors: Markus Naujok, Hermann Wendt, Alois Gutmann, Muhammed Shafi Pallachalil
-
Patent number: 8129264Abstract: A method of forming a dielectric layer having an air gap to isolate adjacent wirings or a gate stack of the semiconductor device is provided. A method of fabricating a semiconductor device includes providing a semiconductor substrate on which a plurality of wirings are formed adjacent to one another and forming a dielectric layer filling an upper portion of a space between the adjacent wirings to form air gaps by a thermal chemical vapor deposition method.Type: GrantFiled: July 28, 2008Date of Patent: March 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Gyun Kim, Bon-young Koo, Ki-hyun Hwang
-
Patent number: 8129252Abstract: A semiconductor device includes unlined and sealed trenches and methods for forming the unlined and sealed trenches. More particularly, a superjunction semiconductor device includes unlined, and sealed trenches. The trench has sidewalls formed of the semiconductor material. The trench is sealed with a sealing material such that the trench is air-tight. First and second regions are separated by the trench. The first region may include a superjunction Schottky diode or MOSFET. In an alternative embodiment, a plurality of regions are separated by a plurality of unlined and sealed trenches.Type: GrantFiled: May 27, 2009Date of Patent: March 6, 2012Assignee: Icemos Technology Ltd.Inventors: Samuel Anderson, Koon Chong So
-
Patent number: 8097949Abstract: The present invention relates to a method for fabricating an interconnect stack of an integrated-circuit device. Air gaps are fabricated in the interconnect stack on one or more interconnect levels. The method comprises forming local etch vias (216, 218) between a lower etch-barrier layer (236) and an upper etch-barrier layer (211) on top of an upper-intermediate interconnect level (224). Lateral inhomogeneities of the dielectric constant on the upper-intermediate interconnect level are removed in comparison with prior-art devices. For in the finished interconnect stack local variations in the dielectric permittivity can only occur at the (former) etch vias, which are either visible by the presence of air cavities or hardly visible due to a later filling with the dielectric material of the next interlevel dielectric layer.Type: GrantFiled: March 21, 2007Date of Patent: January 17, 2012Assignees: NXP B.V., Commissariat a l'Energie AtomiqueInventors: Laurent Gosset, Jean Raymond Jacques Marie Pontcharra, Frederic Gaillard
-
Publication number: 20120003809Abstract: The present invention discloses an isolation process in a semiconductor device. In the present invention, when a SPT process is used for isolation, ISO cut patterns for cutting spacers for SPT in the unit of a specific length are first formed, and ISO partition patterns defining partition regions for forming the spacers are then formed over the ISO cut patterns. Accordingly, there are advantages in that the SPT process can be simplified and costs can be reduced according to the simplified process because the isolation process is simplified.Type: ApplicationFiled: July 5, 2011Publication date: January 5, 2012Applicant: Hynix Semiconductor Inc.Inventor: Young Deuk KIM
-
Patent number: 8084794Abstract: A semiconductor device includes a first wiring extending in a first direction and a second wiring extending in a second direction which crosses the first direction and being disposed with a space interposed between the first wiring and the second wiring, and including a tantalum layer, a tantalum nitride layer formed over the tantalum layer, and a metal layer formed over the tantalum nitride layer.Type: GrantFiled: August 13, 2009Date of Patent: December 27, 2011Assignee: Fujitsu LimitedInventors: Yoichi Kamada, Naoya Okamoto
-
Publication number: 20110309426Abstract: High-density semiconductor memory utilizing metal control gate structures and air gap electrical isolation between discrete devices in these types of structures are provided. During gate formation and definition, etching the metal control gate layer(s) is separated from etching the charge storage layer to form protective sidewall spacers along the vertical sidewalls of the metal control gate layer(s). The sidewall spacers encapsulate the metal control gate layer(s) while etching the charge storage material to avoid contamination of the charge storage and tunnel dielectric materials. Electrical isolation is provided, at least in part, by air gaps that are formed in the row direction and/or air gaps that are formed in the column direction.Type: ApplicationFiled: June 17, 2011Publication date: December 22, 2011Inventors: Vinod Robert Purayath, Tuan Pham, Hiroyuki Kinoshita, Yuan Zhang, Henry Chin, James K. Kai, Takashi W. Orimoto, George Matamis, Henry Chien
-
Publication number: 20110309430Abstract: High-density semiconductor memory is provided with enhancements to gate-coupling and electrical isolation between discrete devices in non-volatile memory. The intermediate dielectric between control gates and charge storage regions is varied in the row direction, with different dielectric constants for the varied materials to provide adequate inter-gate coupling while protecting from fringing fields and parasitic capacitances. Electrical isolation is further provided, at least in part, by air gaps that are formed in the column (bit line) direction and/or air gaps that are formed in the row (word line) direction.Type: ApplicationFiled: June 16, 2011Publication date: December 22, 2011Inventors: Vinod Robert Purayath, George Matamis, Henry Chien, James Kai, Yuan Zhang
-
Publication number: 20110309425Abstract: Air gap isolation in non-volatile memory arrays and related fabrication processes are provided. Electrical isolation between adjacent active areas of a substrate can be provided, at least in part, by bit line air gaps that are elongated in a column direction between the active areas. At least one cap is formed over each isolation region, at least partially overlying air to provide an upper endpoint for the corresponding air gap. The caps may be formed at least partially along the sidewalls of adjacent charge storage regions. In various embodiments, selective growth processes are used to form capping strips over the isolation regions to define the air gaps. Word line air gaps that are elongated in a row direction between adjacent rows of storage elements are also provided.Type: ApplicationFiled: June 16, 2011Publication date: December 22, 2011Inventors: Vinod Robert Purayath, George Matamis, Eli Harari, Hiroyuki Kinoshita, Tuan Pham
-
Publication number: 20110303967Abstract: Air gap isolation in non-volatile memory arrays and related fabrication processes are provided. Electrical isolation can be provided, at least in part, by bit line air gaps that are elongated in a column direction and/or word line air gaps that are elongated in a row direction. The bit line air gaps may be formed in the substrate, extending between adjacent active areas of the substrate, as well as above the substrate surface, extending between adjacent columns of non-volatile storage elements. The word line air gaps may be formed above the substrate surface, extending between adjacent rows of non-volatile storage elements.Type: ApplicationFiled: June 9, 2011Publication date: December 15, 2011Inventors: Eli Harari, Tuan Pham, Yupin Fong, Vinod Robert Purayath
-
Patent number: 8067291Abstract: To provide a manufacturing method of a MOS field-effect transistor in which such a structure is adopted that SiGe having a large lattice constant is embedded immediately below a channel and distortion is effectively introduced in a channel Si layer so that mobility of electrons or holes are drastically improved, thereby realizing high-speed operation and low power consumption. A stressor 2 composed of silicon germanium is formed in a portion in an active region that is separated by an insulating film formed on a silicon substrate, a silicon channel layer 1 composed of silicon is formed above the stressor, and a tensile stress layer 10 is formed so as to surround a gate electrode and a sidewall formed on the gate electrode.Type: GrantFiled: March 13, 2007Date of Patent: November 29, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Masashi Shima
-
Publication number: 20110281415Abstract: In a method of forming an isolation layer, first and second trenches are formed on a substrate. The first and the second trenches have first and second widths, respectively, and the second width is greater than the first width. A second isolation layer pattern partially fills the second trench. A first isolation layer pattern and the third isolation layer pattern are formed. The first isolation layer pattern fills the first trench, and the third isolation layer pattern is formed on the second isolation layer pattern and fills a remaining portion of the second trench.Type: ApplicationFiled: May 17, 2011Publication date: November 17, 2011Inventors: Dae-Hyuk KANG, Jung-Won Lee, Bo-Un Yoon, Kun-Tack Lee
-
Patent number: 8058136Abstract: A self-alignment method for a recess channel dynamic random access memory includes providing a substrate with a target layer, a barrier layer and a lining layer, wherein the target layer has shallow trench isolation structures; patternizing the lining layer, barrier layer and target layer to form recess trench channels; depositing a dielectric layer onto the recess trench channel; forming an ion doped region in the target layer; removing a portion of the dielectric layer to expose a portion of the recess trench channel; forming a filler layer covered onto the recess trench channel; removing a portion of the filler layer to expose a portion of the recess trench channel; forming a passivation layer onto the recess trench channel; removing the passivation layer on the lining layer; and removing the lining layer to form a plurality of structural monomers disposed at the recess trench channel and protruded from the target layer.Type: GrantFiled: June 30, 2010Date of Patent: November 15, 2011Assignee: Inotera Memories, Inc.Inventors: Chien-Hsun Chen, Tzung Han Lee, Chung-Lin Huang
-
Patent number: 8058138Abstract: Among various methods, devices, and apparatuses, a number of methods are provided for forming a gap between circuitry. One such method includes depositing a first oxide precursor material on at least two conductive lines having at least one gap between the at least two conductive lines, and forming a breadloaf configuration with the first oxide precursor material on a top of each of the at least two conductive lines that leaves a space between a closest approach of at least two adjacent breadloaf configurations. The method also includes depositing a second oxide precursor material over the first oxide precursor material, where depositing the second oxide precursor material results in closing the space between the closest approach of the at least two adjacent breadloaf configurations.Type: GrantFiled: July 17, 2008Date of Patent: November 15, 2011Assignee: Micron Technology, Inc.Inventors: Arthur J. McGinnis, Sachin Joshi, Chan Lim
-
Patent number: 8053335Abstract: A method includes forming a first layer containing silicon oxide on a first substrate, partially removing the first layer to form an exposure portion on the first substrate, depositing amorphous gallium nitride system compound semiconductor on the first substrate with the exposure portion, evaporating the semiconductor on the first layer to form cores of the semiconductor on the exposure portion of the first substrate, forming an epitaxial layer of the semiconductor on the first substrate, and removing the epitaxial layer of the semiconductor on the exposure portion on the first substrate to form a separating groove.Type: GrantFiled: November 3, 2009Date of Patent: November 8, 2011Inventor: Takao Yonehara
-
Publication number: 20110269293Abstract: A reduction in material loss of trench isolation structures prior to forming a strain-inducing semiconductor alloy in transistor elements may result in superior device uniformity, for instance with respect to drive current and threshold voltage. To this end, at least one etch process using diluted hydrofluoric acid may be omitted when forming the shallow trench isolations, while at the same time providing a high degree of compatibility with conventional process strategies.Type: ApplicationFiled: April 4, 2011Publication date: November 3, 2011Applicant: GLOBALFOUNDRIES INC.Inventors: Stephan Kronholz, Matthias Kessler, Thomas Feudel
-
Patent number: 8048760Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a structure includes a dielectric material and a void below a surface of a substrate. The structure further includes a doped dielectric material over the dielectric material, over the first void, wherein at least a portion of the dielectric material is between at least a portion of the substrate and at least a portion of the doped dielectric material. Other embodiments are described and claimed.Type: GrantFiled: July 9, 2010Date of Patent: November 1, 2011Assignee: HVVi Semiconductors, Inc.Inventors: Bishnu Prasanna Gogoi, Michael Albert Tischler
-
Patent number: 8043931Abstract: The embodiments of the present invention are directed to the formation of multi-layer silicon structures by forming and attaching a plurality of individual layers or structures where each of the layers or the structures comprises at least silicon forming a desired pattern. In some embodiments or some applications of some embodiments, at least one of the plurality of individual layers or the structures comprises a plurality of discrete silicon features that are combined together with at least one sacrificial material. In some embodiments or some applications of some embodiments, at least one of the plurality of individual layers or the structures comprises a plurality of discrete silicon features that are supported by a temporary substrate. Still in some embodiments or some applications of some embodiments, at least one of the plurality of individual layers or the structures needs to be machined after it is attached to a receiver such as a substrate or an another layer or structure.Type: GrantFiled: September 14, 2007Date of Patent: October 25, 2011Inventor: Gang Zhang
-
Patent number: 8022489Abstract: An air tunnel floating gate memory cell includes an air tunnel defined over a substrate. A first polysilicon layer (floating gate) is defined over the air tunnel. An oxide layer is disposed over the first polysilicon layer such that the oxide layer caps the first polysilicon layer and defines the sidewalls of the air tunnel. A second polysilicon layer, functioning as a word line, is defined over the oxide layer. A method for making an air tunnel floating gate memory cell is also disclosed. A sacrificial layer is formed over a substrate. A first polysilicon layer is formed over the sacrificial layer. An oxide layer is deposited over the first polysilicon layer such that the oxide layer caps the first polysilicon layer and defines the sidewalls of the sacrificial layer. A hot phosphoric acid (H3PO4) dip is used to etch away the sacrificial layer to form an air tunnel.Type: GrantFiled: May 20, 2005Date of Patent: September 20, 2011Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Erh-Kun Lai, Kuang Yeu Hsieh
-
Publication number: 20110223739Abstract: A substrate having buried address lines and a first dielectric layer is provided. A conductive electrode is formed in the first conductive layer. A top portion of the conductive electrode is exposed. A second dielectric layer is deposited on surface of the exposed top portion. The second dielectric layer defines a recess around the top portion. A third dielectric layer is deposited over the second dielectric layer. A portion of the third dielectric layer and a portion of the second dielectric layer are removed, thereby exposing a top surface of the top portion of the conductive electrode. The top portion of the conductive electrode is salicidized to form a heating stem. The remaining third dielectric layer is selectively removed from the recess. A phase-change material layer covers the heating stem and the second dielectric layer. The phase-change material layer is etched, thereby forming a phase-change storage cap.Type: ApplicationFiled: May 20, 2011Publication date: September 15, 2011Inventor: Li-Shu Tu
-
Publication number: 20110189833Abstract: Provided is a silica-based film forming material for formation of air gaps, the material being capable of forming air gaps without employing a CVD method. A silica-based film forming material for formation of air gaps including (a) a certain siloxane polymer, (b) an alkanolamine, and (c) an organic solvent is used when a silica-based film is formed with a spin coating method. According to this silica-based film forming material for formation of air gaps, air gaps with a great degree of opening can be formed even when coated with a spin coating method, without filling the recessed parts.Type: ApplicationFiled: January 28, 2011Publication date: August 4, 2011Applicant: TOKYO OHKA KOGYO CO., LTD.Inventor: Yoshihiro SAWADA
-
Patent number: 7985977Abstract: Briefly, in accordance with one or more embodiments, a dielectric platform is at least partially formed in a semiconductor substrate and extending at least partially below a surface of a semiconductor substrate. The dielectric platform may include structural pillars formed by backfilling a first plurality of cavities etched in the substrate, and a second plurality of cavities formed by etching away sacrificial pillars disposed between the structural pillars. The second plurality of cavities may be capped to hermetically seal the second plurality of cavities to impart the dielectric constant of the material contained therein, for example air, to the characteristic dielectric constant of the dielectric platform. Alternatively, the second plurality of cavities may be backfilled with a material having a lower dielectric constant than the substrate, for example silicon dioxide where the substrate comprises silicon.Type: GrantFiled: December 9, 2008Date of Patent: July 26, 2011Assignee: HVVi Semiconductors, Inc.Inventors: Bishnu Prasanna Gogoi, David William Wolfert, Jr.
-
Publication number: 20110175205Abstract: To provide a semiconductor device that can be manufactured using a simple process without ensuring a high embedding property; and a manufacturing method of the device. In the manufacturing method of the semiconductor device according to the invention, a semiconductor substrate having a configuration obtained by stacking a support substrate, a buried insulating film, and a semiconductor layer in order of mention is prepared first. Then, an element having a conductive portion is completed over the main surface of the semiconductor layer. A trench encompassing the element in a planar view and reaching the buried insulating film from the main surface of the semiconductor layer is formed. A first insulating film (interlayer insulating film) is formed over the element and in the trench to cover the element and form an air gap in the trench, respectively. Then, a contact hole reaching the conductive portion of the element is formed in the first insulating film.Type: ApplicationFiled: January 20, 2011Publication date: July 21, 2011Inventors: Katsumi MORII, Yoshitaka OTSU, Kazuma ONISHI, Tetsuya NITTA, Tatsuya SHIROMOTO, Shigeo TOKUMITSU
-
Patent number: 7982558Abstract: Method of manufacturing a MEMS device integrated in a silicon substrate. In parallel to the manufacturing of the MEMS device passive components as trench capacitors with a high capacitance density can be processed. The method is especially suited for MEMS resonators with resonance frequencies in the range of 10 MHz.Type: GrantFiled: June 14, 2007Date of Patent: July 19, 2011Assignee: NXP B.V.Inventors: Marc Sworowski, David D. R. Chevrie, Pascal Philippe
-
Publication number: 20110159663Abstract: A method for fabricating a semiconductor device using optical proximity correction to form high integrated cell patterns that are less prone to bridge defects. The method includes: obtaining a target layout of cell patterns, which form rows in a cell region, and peripheral patterns of a peripheral region; forming oblique patterns, which are alternately overlapped in the rows of the cell patterns, and a reverse pattern of the peripheral patterns; attaching spacers to sidewalls of the oblique patterns and the reverse pattern; forming first burying patterns between the oblique patterns and a second burying pattern around the reverse pattern by filling gaps between the spacers; and forming the cell patterns by cutting and dividing the middle portions of the oblique patterns and the first burying patterns, and setting the peripheral pattern with the second burying pattern by removing the reverse pattern.Type: ApplicationFiled: June 23, 2010Publication date: June 30, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Chun Soo KANG
-
Publication number: 20110159649Abstract: Shallow trench isolation regions are positioned between NAND strings (or other types of non-volatile storage). These isolation regions include sections that form concave cut-out shapes in the substrate for the NAND string (or other types of non-volatile storage). The floating gates (or other charge storage devices) of the NAND strings hang over the sections of the isolation region that form the concave cut-out shape in the substrate. To manufacture such a structure, a two step etching process is used to form the isolation regions. In the first step, isotropic etching is used to remove substrate material in multiple directions, including removing substrate material underneath the floating gates. In the second step, anisotropic etching is used to create the lower part of the isolation region.Type: ApplicationFiled: March 9, 2011Publication date: June 30, 2011Inventor: Masaaki Higashitani
-
Publication number: 20110156201Abstract: An air gap fabricating method is provided. A patterned sacrificial layer is formed over a substrate, and the material of the patterned sacrificial layer includes a germanium-antimony-tellurium alloy. A dielectric layer is formed on the patterned sacrificial layer. A reactant is provided to react with the patterned sacrificial layer and the patterned sacrificial layer is removed to form a structure with an air gap disposed at the original position of the patterned sacrificial layer.Type: ApplicationFiled: December 30, 2009Publication date: June 30, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventor: Wei-Su Chen
-
Publication number: 20110140216Abstract: The present disclosure relates to a method of fabricating a micromachined CMOS-MEMS integrated device as well as the devices/apparatus resulting from the method. In the disclosed method, the anisotropic etching (e.g., DRIE) for isolation trench formation on a MEMS element is performed on the back side of a silicon wafer, thereby avoiding the trench sidewall contamination and the screen effect of the isolation beams in a plasma etching process. In an embodiment, a layered wafer including a substrate and a composite thin film thereon is subjected to at least one (optionally at least two) back side anisotropic etching step to form an isolation trench (and optionally a substrate membrane). The method overcomes drawbacks of other microfabrication processes, including isolation trench sidewall contamination.Type: ApplicationFiled: December 14, 2010Publication date: June 16, 2011Applicant: Oakland UniversityInventor: Hongwei Qu
-
Patent number: 7960290Abstract: A method for fabricating a semiconductor device. A preferred embodiment comprises forming a via in a semiconductor substrate, filling the via with a disposable material such as amorphous carbon, forming a dielectric layer on the substrate covering the via, performing a back side etch to expose the disposable material in the via. A back side dielectric layer is then depositing, covering the exposed via. A small opening is then formed, and the disposable material is removed, for example by an isotropic etch process. The via may now be filled with a metal and used as a conductor or a dielectric material. The via may also be left unfilled to be used as an air gap.Type: GrantFiled: May 2, 2007Date of Patent: June 14, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Wen-Chih Chiou, Weng-Jin Wu
-
Patent number: 7947566Abstract: A semiconductor processing method includes providing a substrate, forming a plurality of semiconductor layers in the substrate, each of the semiconductor layers being distinct and selected from different groups of semiconductor element types. The semiconductor layers include a first, second, and third semiconductor layers. The method further includes forming a plurality of lateral void gap isolation regions for isolating portions of each of the semiconductor layers from portions of the other semiconductor layers.Type: GrantFiled: January 31, 2008Date of Patent: May 24, 2011Assignee: International Business Machines CorporationInventors: Howard Hao Chen, Louis Lu-Chen Hsu, Jack Allan Mandelman
-
Patent number: 7943480Abstract: Sub-lithographic dimensioned air gap formation and related structure are disclosed. In one embodiment, a method includes forming a dielectric layer including interconnects on a substrate; depositing a cap layer on the dielectric layer; depositing a photoresist over the cap layer; patterning the photoresist to include a first trench pattern at most partially overlying the interconnects; forming a spacer within the first trench pattern to form a second trench pattern having a sub-lithographic dimension; transferring the second trench pattern into the cap layer and into the dielectric layer between the interconnects; and depositing another dielectric layer to form an air gap by pinching off the trench in the dielectric layer.Type: GrantFiled: February 12, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Nicholas C. M. Fuller, David V. Horak, Elbert E. Huang, Wai-Kin Li, Anthony D. Lisi, Satyanarayana V. Nitta, Shom Ponoth
-
Patent number: 7944018Abstract: A semiconductor device includes unlined and sealed trenches and methods for forming the unlined and sealed trenches. More particularly, a superjunction semiconductor device includes unlined, and sealed trenches. The trench has sidewalls formed of the semiconductor material. The trench is sealed with a sealing material such that the trench is air-tight. First and second regions are separated by the trench. The first region may include a superjunction Schottky diode or MOSFET. In an alternative embodiment, a plurality of regions are separated by a plurality of unlined and sealed trenches.Type: GrantFiled: August 14, 2007Date of Patent: May 17, 2011Assignee: Icemos Technology Ltd.Inventors: Samuel Anderson, Koon Chong So
-
Patent number: 7943488Abstract: A method includes placing a first bonding layer on at least one of a first functional region bonded on a release layer with a light releasable adhesive layer on a first substrate, and a transfer region on a second substrate; bonding the first functional region to the second substrate by the first bonding layer; irradiating the release layer with light with a light blocking member being provided to separate the first substrate from the first functional region at the release layer; placing a second bonding layer on at least one of a second functional region on the first substrate, and a transfer region on the release layer or a transfer region on a third substrate; bonding the second functional region to the second substrate or the third substrate by the second bonding layer; and separating the first substrate from the second functional region at the release layer.Type: GrantFiled: November 3, 2009Date of Patent: May 17, 2011Assignee: Canon Kabushiki KaishaInventor: Takao Yonehara
-
Publication number: 20110104866Abstract: Amorphous carbon material may be deposited with superior adhesion on dielectric materials, such as TEOS based silicon oxide materials, in complex semiconductor devices by applying a plasma treatment, such as an argon treatment and/or forming a thin adhesion layer based on silicon dioxide, carbon-doped silicon dioxide, prior to depositing the carbon material. Consequently, the hard mask concept based on amorphous carbon may be applied with an increased degree of flexibility, since a superior adhesion may allow a higher degree of flexibility in selecting appropriate deposition parameters for the carbon material.Type: ApplicationFiled: October 6, 2010Publication date: May 5, 2011Inventors: Hartmut Ruelke, Volker Jaschke
-
Publication number: 20110092046Abstract: An apparatus and method for holding a semiconductor device in a wafer. A bar is connected to the wafer. A first sidewall comprises a first end and a second, and is connected to the bar at its first end. A first tab comprises a first end and a second end, and is connected to the second end of the first sidewall at its first end and connected to the first side of the semiconductor device at its second end. The thickness of the first tab is less than the thickness of the bar and the thickness of the first sidewall.Type: ApplicationFiled: December 28, 2010Publication date: April 21, 2011Applicant: APPLIED NANOSTRUCTURES, INC.Inventor: Ami Chand
-
Publication number: 20110076831Abstract: An integrated circuit structure is provided. The integrated circuit structure includes a semiconductor substrate; and a metallization layer over the semiconductor substrate. The metallization layer includes a conductive line; a low-k dielectric region adjacent and horizontally spaced apart from the conductive line by a space; and a filler dielectric material filling at least a portion of the space, wherein the filler dielectric material and the low-k dielectric region are formed of different materials. The integrated circuit structure further includes a capping layer over and adjoining the filler dielectric material and the low-k dielectric region. The filler dielectric material has a dielectric constant (k value) less than a k value of the capping layer.Type: ApplicationFiled: December 8, 2010Publication date: March 31, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsien-Wei Chen
-
Publication number: 20110062547Abstract: A semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same. A high breakdown voltage lateral MOS transistor including a source region and a drain region is completed on a surface of a semiconductor substrate. A trench which surrounds the transistor when seen in a plan view is made in the surface of the semiconductor substrate. An insulating film is formed over the transistor and in the trench so as to cover the transistor and form an air-gap space in the trench. Contact holes which reach the source region and drain region of the transistor respectively are made in an interlayer insulating film.Type: ApplicationFiled: September 15, 2010Publication date: March 17, 2011Inventors: Kazuma ONISHI, Yoshitaka Otsu, Hiroshi Kimura, Tetsuya Nitta, Shinichiro Yanagi, Katsumi Morii
-
Patent number: 7892940Abstract: Method of manufacturing a structure which includes the steps of providing a structure having an insulator layer with at least one interconnect, forming a sub lithographic template mask over the insulator layer, and selectively etching the insulator layer through the sub lithographic template mask to form sub lithographic features spanning to a sidewall of the at least one interconnect.Type: GrantFiled: September 6, 2007Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Matthew E. Colburn, Edward C. Cooney, III, Timothy J. Dalton, John A. Fitzsimmons, Jeffrey P. Gambino, Elbert E. Huang, Michael W. Lane, Vincent J. McGahay, Lee M. Nicholson, Satyanarayana V. Nitta, Sampath Purushothaman, Sujatha Sankaran, Thomas M. Shaw, Andrew H. Simon, Anthony K. Stamper
-
Patent number: 7892901Abstract: A silicon-on-insulator semiconductor device which includes a substrate; an insulator layer overlying the substrate; a plurality of strained silicon islands overlying the insulator layer, the strained silicon islands are isolated from each other by mesa isolation; and a plurality of transistors formed on the strained silicon islands. A method for fabricating the silicon-on-insulator semiconductor device is further disclosed.Type: GrantFiled: November 25, 2006Date of Patent: February 22, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yee-Chia Yeo, Chenming Hu
-
Patent number: 7879727Abstract: A method of fabricating a semiconductor device including depositing a hardmask layer on a layer of the semiconductor device, selectively etching a pattern of continuous lines in the hardmask layer, depositing an antireflective coating over remaining portions of the hardmask layer, depositing a photoresist layer on the antireflective coating, patterning the photoresist layer with a plurality of isolation trenches via a lithography process, each of the isolation trenches extending perpendicular to and crossing portions of at least one of the continuous lines of the underlying hardmask layer, and with each isolation trench having an initial width.Type: GrantFiled: January 15, 2009Date of Patent: February 1, 2011Assignee: Infineon Technologies AGInventors: Sergei Postnikov, Thomas Schulz, Hans-Joachim Barth, Klaus von Arnim
-
Patent number: 7867870Abstract: A device isolation film in a semiconductor device and a method for forming the same are provided. The method includes etching a middle portion of a device isolation film having a deposition structure including a Spin-On-Dielectric (SOD) oxide film and a High Density Plasma (HDP) oxide film to form a hole and filling an upper portion of the hole with an oxide film having poor step coverage characteristics to form a second hole extending along the middle portion of the device isolation film. The second hole serves as a buffer for stress generated at the interface between an oxide film, which can be a device isolation film, and a silicon layer, which can be a semiconductor substrate, thereby increasing the operating current of a transistor and improving the electrical characteristics of the resulting device.Type: GrantFiled: October 31, 2007Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Won Bong Jang
-
Patent number: 7868352Abstract: A Break Over Diode (“BOD”) device is a gate-less two terminal high power semiconductor switch in which transitions from a blocking state to a conducting state are triggered by a dV/dt pulse to the anode. The BOD device can be thought of as two cross-coupled PNP and NPN transistors, and includes both anode and cathode shorts which reduce the gain of the NPN and PNP transistors by shunting some current away from their bases directly to their emitters, thereby improving blocking. Moreover, the anode and cathode shorts in conjunction with the device blocking junction form PN diodes which are distributed throughout the bulk of the material and function as anti-parallel diodes to the base-emitter junctions of the PNP and NPN transistors, which enables the BOD device to handle a larger current reversal for a longer period of time. The P base layer may be made thin to decrease the voltage fall time from full blocking to full conduction, and the cathode and anode shorts may be provided in a honeycomb pattern.Type: GrantFiled: September 23, 2008Date of Patent: January 11, 2011Assignee: OptiSwitch Technology CorporationInventors: David M. Giorgi, Tajchai Navapanich