Multilayer Electrode Patents (Class 438/573)
-
Patent number: 7229903Abstract: A semiconductor structure includes a first semiconductor layer, a second semiconductor layer over the first semiconductor layer, a third semiconductor layer over the second semiconductor layer, and a fourth semiconductor layer over the third semiconductor layer. A first conductive portion is coupled to the first semiconductor layer, and a second conductive portion is formed over the first semiconductor layer.Type: GrantFiled: August 25, 2004Date of Patent: June 12, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Hsin-Hua P. Li, Bruce M. Green, Olin L. Hartin, Ellen Y. Lan, Charles E. Weitzel
-
Patent number: 7211486Abstract: When memory cells of EEPROM and a capacitor element are formed on a same semiconductor substrate, the number of processes is prevented from increasing and a manufacturing cost is reduced. Furthermore, reliability of the capacitor element is improved, and characteristics of the memory cells, a MOS transistor, and so on are prevented from changing. A pair of left and right memory cells is formed in a memory cell formation region of a P-type silicon substrate, being symmetrical to each other with respect to a source region, and a capacitor element formed of a lower electrode, a capacitor insulation film, and an upper electrode is formed in a capacitor element formation region of the same P-type silicon substrate. The lower electrode of the capacitor element is formed by patterning a polysilicon film provided for forming control gates of the pair of memory cells.Type: GrantFiled: July 6, 2005Date of Patent: May 1, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Kazuyuki Ozeki, Yuji Goto
-
Patent number: 7208795Abstract: An EEPROM memory transistor having a floating gate. The floating gate is formed using a BiCMOS process and has a first sinker dopant region proximate to a tunnel diode window, and a second sinker dopant region proximate to a coupling capacitor region. An optional third sinker region may be formed proximate to a source junction of the EEPROM memory transistor. Also, a shallow trench isolation (STI) region may be formed between the first and second sinker dopant regions.Type: GrantFiled: May 24, 2005Date of Patent: April 24, 2007Assignee: Atmel CorporationInventors: Damian A. Carver, Muhammad I. Chaudhry
-
Patent number: 7033856Abstract: The present invention includes devices and methods to form memory cell devices including a spacer comprising a programmable resistive material alloy. Particular aspects of the present invention are described in the claims, specification and drawings.Type: GrantFiled: November 8, 2004Date of Patent: April 25, 2006Assignee: Macronix International Co. LtdInventor: Hsiang Lan Lung
-
Patent number: 6955959Abstract: The present invention relates to a structure of a capacitor, in particular using niobium pentoxide, of a semiconductor capacitor memory device. Since niobium pentoxide has a low crystallization temperature of 600° C. or less, niobium pentoxide can suppress the oxidation of a bottom electrode and a barrier metal by heat treatment. However, according to heat treatment at low temperature, carbon incorporated from CVD sources into the film is not easily oxidized or removed. Therefore, a problem that leakage current increases arises. As an insulator film of a capacitor, a layered film composed of a niobium pentoxide film and a tantalum pentoxide film, or a layered film composed of niobium pentoxide films is used. By the use of the niobium pentoxide film, the dielectric constant of the capacitor can be made high and the crystallization temperature can be made low. By multiple-stage formation of the dielectric film, leakage current can be decreased.Type: GrantFiled: May 26, 2004Date of Patent: October 18, 2005Assignee: Renesas Technology Corp.Inventors: Yuichi Matsui, Masahiko Hiratani
-
Patent number: 6946401Abstract: The present invention provides an in situ plasma reducing process to reduce oxides or other contaminants, using a compound of nitrogen and hydrogen, typically ammonia, at relatively low temperatures prior to depositing a subsequent layer thereon. The adhesion characteristics of the layers are improved and oxygen presence is reduced compared to the typical physical sputter cleaning process of an oxide layer. This process may be particularly useful for the complex requirements of a dual damascene structure, especially with copper applications.Type: GrantFiled: September 4, 2003Date of Patent: September 20, 2005Assignee: Applied Materials, Inc.Inventors: Judy H. Huang, Christopher Dennis Bencher, Sudha Rathi, Christopher S. Ngai, Bok Hoen Kim
-
Patent number: 6893962Abstract: A method of forming a metallization interconnection system within a via. A first liner layer of titanium is deposited to a first thickness in the following manner. A substrate containing the via is placed within an ion metal plasma deposition chamber that contains a titanium target. The ion metal plasma deposition chamber is evacuated to a first base pressure. A first flow of argon is introduced to the ion metal plasma deposition chamber at a first deposition pressure. The substrate is biased to a first voltage. A plasma within the ion metal plasma deposition chamber is energized at a first power for a first length of time. A second liner layer of TixNy is deposited to a second thickness on top of the first liner layer of titanium in the following manner. A first flow of nitrogen and a second flow of argon are introduced to the ion metal plasma deposition chamber at a second deposition pressure. The substrate is biased to a second voltage.Type: GrantFiled: March 27, 2003Date of Patent: May 17, 2005Assignee: LSI Logic CorporationInventors: Prabhakar P. Tripathi, Zhihai Wang, Weidan Li
-
Patent number: 6872644Abstract: A semiconductor device includes source and drain contact regions which include a non-compounded combination of a semiconductor material and at least one metal. The metal may include an elemental metal, such as gold or aluminum, or may include an intermetallic. The contact regions may be formed by depositing a limited amount of the at least one metal on a source and a drain of the device, and annealing the device to induce diffusion of the at least one metal into the source and drain. The annealing time and temperature may be selected to limit diffusion of the at least one metal.Type: GrantFiled: April 19, 2002Date of Patent: March 29, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Witold P. Maszara
-
Patent number: 6858522Abstract: A method of manufacturing a semiconductor device having an improved ohmic contact system to epitaxially grown, low bandgap compound semiconductors. In an exemplary embodiment, the improved ohmic contact system comprises a thin reactive layer of nickel deposited on a portion of an epitaxially grown N+ doped InGaAs emitter cap layer. The improved ohmic contact system further comprises a thick refractory layer of titanium or other suitable material deposited on the thin reactive layer. Both the reactive layer and the refractory layer are substantially free of gold and other low resistivity, high conductivity metal overlayers.Type: GrantFiled: September 28, 2000Date of Patent: February 22, 2005Assignee: Skyworks Solutions, Inc.Inventors: Richard S. Burton, Kyushik Hong, Philip C. Canfield
-
Patent number: 6852579Abstract: Oxidation on the surface of a film of refractory metal constituting a gate electrode (word line WL) is suppressed by forming an insulation film constituting a cap insulation film of the gate electrode (word line WL) at a temperature of 500° C. or lower. Further, oxidation on the surface of the refractory metal film exposed to the side wall of the gate electrode (word line WL) is suppressed by forming an insulation film constituting the side wall spacer of the gate electrode (word line WL) at a temperature of 500° C. or lower.Type: GrantFiled: February 13, 2003Date of Patent: February 8, 2005Assignee: Hitachi, Ltd.Inventors: Takahiro Kumauchi, Makoto Yoshida, Kazuhiko Kajigaya
-
Patent number: 6825105Abstract: In the manufacture of trench-gate power MOSFETs, trenched Schottky rectifiers and other devices including a Schottky barrier, a guard region (15s), trenched insulated electrode (11s) and the Schottky barrier (80) are self-aligned with respect to each other by providing spacers (52) to form a narrow window (52a) at a wider window (51a) in a mask pattern (51, 51s) that masks where the Schottky barrier (80) is to be formed. The trenched insulated electrode (11s) is formed by etching a trench (20) at the narrow window (52a) and by providing insulating material (17) and then electrode material (11s) in the trench. The guard region (15s) is provided by introducing dopant (61) via the wider window (51a). The mask pattern (51, 51s) masks the underlying body portion against this dopant introduction and is sufficiently wide (y8) to prevent the dopant (61) from extending laterally into the area where the Schottky barrier (80) is to be formed.Type: GrantFiled: July 19, 2002Date of Patent: November 30, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Raymond J. Grover, Steven T. Peake
-
Publication number: 20040180520Abstract: The presently disclosed technology provides a method for forming a structure wherein an electrode, such as a gate, comprising a refractory metal is deposited. The method comprises depositing a plurality of electron sensitive resist layers on the substrate. Several of the resist layers used have properties that allow them to maintain their shape when exposed to the temperatures needed to deposit refractory metals. Using electron beam lithography, several regions are defined in the resist layers that will be removed to create a mold for a gate. By using resist layers which maintain their shape when exposed to the temperatures needed for evaporating a refractory metal, the mold defined in the resist layers will maintain its shape, thereby allowing a gate having a mushroom shape to be formed.Type: ApplicationFiled: March 9, 2004Publication date: September 16, 2004Applicant: HRL LABORATORIES, LLCInventor: Paul Janke
-
Patent number: 6762083Abstract: A method for manufacturing a hetero-junction field effect transistor (HFET) device, which includes sequentially forming a non-doped GaN semiconductor layer and an AlGaN semiconductor layer on a substrate, separating devices from each other by etching the substrate, forming a photoresist layer pattern on the AlGaN semiconductor layer and forming gate electrodes by depositing a material on the substrate using the photoresist layer pattern, treating the surface of the AlGaN semiconductor layer, and forming a photoresist layer pattern on the substrate and forming ohmic electrodes by depositing a metal on the substrate using the photoresist layer pattern, is provided. Accordingly, it is possible to overcome a difficulty in aligning the gate electrode with the ohmic electrodes and prevent a substrate from having a step difference introduced by the ohmic electrodes because the gate electrode is formed before the ohmic electrodes are formed.Type: GrantFiled: March 22, 2002Date of Patent: July 13, 2004Assignee: Pohang University of Science and Technology FoundationInventors: Jong-Lam Lee, Chang Min Jeon, Ho Won Jang
-
Patent number: 6734086Abstract: A WN film serving as an adhesive layer is deposited over the sidewalls and bottom surface of a hole in a silicon oxide film where an information storage capacitor is to be formed. A Ru film to serve as a lower electrode for the information storage capacitor is formed above the WN film by CVD using Ru(HFAC)3, H2O and H2 as ingredients, so that a ratio of partial pressure of H2O to H2 is controlled to be in the area below a curve (a). When the Ru film is formed by CVD utilizing hydrolysis, the film quality of the Ru film can be enhanced. The ratio of partial pressure of H2O to H2 is controlled, whereby oxidation of the Ru film can be suppressed. When it is controlled to be in the area below a curve (b) to form the Ru film, oxidation of the WN film can be suppressed.Type: GrantFiled: August 1, 2002Date of Patent: May 11, 2004Assignee: Renesas Technology Corp.Inventor: Masayuki Suzuki
-
Patent number: 6673700Abstract: A method comprising forming a sacrificial layer over less than the entire portion of a contact area on a substrate, the sacrificial layer having a thickness defining an edge over the contact area, forming a spacer layer over the spacer, the spacer layer conforming to the shape of the first sacrificial layer such that the spacer layer comprises an edge portion over the contact area adjacent the first sacrificial layer edge, removing the sacrificial layer, while retaining the edge portion of the spacer layer over the contact area, forming a dielectric layer over the contact area, removing the edge portion, and forming a programmable material to the contact area formerly occupied by the edge portion.Type: GrantFiled: June 30, 2001Date of Patent: January 6, 2004Assignee: Ovonyx, Inc.Inventors: Charles H. Dennison, Guy C. Wicker, Tyler A. Lowrey, Stephen J. Hudgens, Chien Chiang, Daniel Xu
-
Patent number: 6610999Abstract: A Schottky rectifier has multiple stages with substantially identical or very similar structures. Each stage includes a nitride-based semiconductor layer, a Schottky contact formed on one surface of the semiconductor layer, and an ohmic contact formed on an opposite surface of the semiconductor layer. The Schottky layer is formed from a metallic material with a high metal work function, and the ohmic contact is formed from a metallic material with a low metal work function. At least one of the stages is a middle stage located between two adjacent stages, such that the Schottky contact of the middle stage and the ohmic contact of one of the adjacent stages are joined together, and such that the ohmic contact of the middle stage and the Schottky contact of another one of the adjacent stages are joined together.Type: GrantFiled: May 8, 2001Date of Patent: August 26, 2003Assignee: California Institute of TechnologyInventors: Zvonimir Z. Bandic, Eric C. Piquette, Thomas C. McGill
-
Patent number: 6573128Abstract: Edge termination for a silicon carbide Schottky rectifier is provided by including a silicon carbide epitaxial region on a voltage blocking layer of the Schottky rectifier and adjacent a Schottky contact of the silicon carbide Schottky rectifier. The silicon carbide epitaxial layer may have a thickness and a doping level so as to provide a charge in the silicon carbide epitaxial region based on the surface doping of the blocking layer. The silicon carbide epitaxial region may form a non-ohmic contact with the Schottky contact. The silicon carbide epitaxial region may have a width of from about 1.5 to about 5 times the thickness of the blocking layer. Schottky rectifiers with such edge termination and methods of fabricating such edge termination and such rectifiers are also provided. Such methods may also advantageously improve the performance of the resulting devices and may simplify the fabrication process.Type: GrantFiled: November 28, 2000Date of Patent: June 3, 2003Assignee: Cree, Inc.Inventor: Ranbir Singh
-
Patent number: 6551911Abstract: A method for producing Schottky diodes having a protective ring in an edge region of a Schottky contact. The protective ring is produced by a protective ring material that is deposited onto a surface of a semiconductor layer, which surface is provided with a patterned masking layer beforehand, and the protective ring material subsequently being siliconized. In this case, the protective ring material constitutes a metal, in particular a high barrier metal, which has, in particular, platinum.Type: GrantFiled: January 26, 2000Date of Patent: April 22, 2003Assignee: Infineon Technologies AGInventors: Reinhard Losehand, Hubert Werthmann
-
Patent number: 6483164Abstract: A Schottky electrode is formed of an alloy, which is composed of two or more kinds of metal materials in combinations that provide different Schottky barrier heights with respect to a semiconductor and that form no intermetallic compound.Type: GrantFiled: July 7, 2000Date of Patent: November 19, 2002Assignee: Fuji Electric Co., Ltd.Inventors: Hiroshi Kanemaru, Shinji Ogino
-
Patent number: 6479843Abstract: A method of fabricating apparatus, and the apparatus, for providing low voltage temperature compensation in a single power supply HFET including a stack of epitaxially grown compound semiconductor layers with an HFET formed in the stack. A Schottky diode is formed in the stack adjacent the HFET during the formation of the HFET. The HFET and the Schottky diode are formed simultaneously, with a portion of one of the layers of metal forming the gate of the HFET being positioned in contact with a layer of the stack having a low bandgap (e.g. less than 0.8 eV) to provide a turn-on voltage for the Schottky diode of less than 1.8 Volts. The Schottky diode is connected to the gate contact of the HFET by a gate circuit to compensate for changes in current loading in the gate circuit with changes in temperature.Type: GrantFiled: April 27, 2000Date of Patent: November 12, 2002Assignee: Motorola, Inc.Inventors: Jenn-Hwa Huang, Elizabeth C. Glass, Olin Hartin, Wendy L. Valentine, Julio Costa
-
Patent number: 6455403Abstract: A method for fabricating a Schottky diode using a shallow trench contact to reduce leakage current in the fabrication of an integrated circuit device is described. The method provides a simple and effective method for decreasing the possibility of forming a bad Schottky diode.Type: GrantFiled: January 4, 1999Date of Patent: September 24, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jei-Fung Hwang, Ruey-Hsing Liou, Chih-Kang Chiu
-
Patent number: 6448162Abstract: A method for producing a Schottky diode formed of a doped guard ring in an edge area of the Schottky contact is described. The guard ring is produced by depositing a high barrier material, especially made of platinum, on the surface of the semiconductor layer. The surface is provided with a structured masking layer beforehand, and which is subsequently etch-backing.Type: GrantFiled: November 27, 2000Date of Patent: September 10, 2002Assignee: Infineon Technologies AGInventors: Reinhard Losehand, Hubert Werthmann
-
Patent number: 6420283Abstract: Methods are provided for producing a compound semiconductor substrate including: a mica substrate; and a III-V group compound semiconductor layer containing nitrogen as its main component grown on the mica substrate.Type: GrantFiled: October 26, 1998Date of Patent: July 16, 2002Assignee: Sharp Kabushiki KaishaInventors: Atsushi Ogawa, Takayuki Yuasa
-
Method of manufacturing a gate electrode with low resistance metal layer remote from a semiconductor
Patent number: 6372613Abstract: In a semiconductor device, a gate electrode is formed by sequentially forming a Schottky metal film, a barrier metal film, and a low-resistance metal film from the lower side. The Schottky metal film or barrier metal film has a gap in a lower gate vertical portion. The gap is closed at its upper and lower portions. The overlaying low-resistance metal film does not extend into the lower gate vertical portion. A method for this semiconductor device is also disclosed.Type: GrantFiled: May 4, 1999Date of Patent: April 16, 2002Assignee: NEC CorporationInventor: Naoki Sakura -
Patent number: 6355571Abstract: A method and apparatus for reducing oxidation of an interface of a semiconductor device thereby improving adhesion of subsequently formed layers and/or devices is disclosed. The semiconductor device has at least a first layer and a second layer wherein the interface is disposed between said first and second layers. The method includes the steps of providing the first layer having a partially oxidized interface; introducing a hydrogen-containing plasma to the interface; reducing the oxidized interface and introducing second-layer-forming compounds to the hydrogen-containing plasma. A concomitant apparatus (i.e., a semiconductor device interface) has a first insulating layer, one or more conductive devices disposed within the insulating layer, the insulating layer and conductive devices defining the interface, wherein the interface is treated with a continuous plasma treatment to remove oxidation and deposit a second layer thereupon.Type: GrantFiled: July 30, 1999Date of Patent: March 12, 2002Assignee: Applied Materials, Inc.Inventors: Judy H. Huang, Christopher Dennis Bencher, Sudha Rathi, Christopher S. Ngai, Bok Hoen Kim
-
METHOD OF MANUFACTURING A GATE ELECTRODE WITH LOW RESISTANCE METAL LAYER REMOTE FROM A SEMICONDUCTOR
Publication number: 20010046759Abstract: In a semiconductor device, a gate electrode is formed by sequentially forming a Schottky metal film, a barrier metal film, and a low-resistance metal film from the lower side. The Schottky metal film or barrier metal film has a gap in a lower gate vertical portion. The gap is closed at its upper and lower portions. The overlayering low-resistance metal film does not extend into the lower gate vertical portion. A method for this semiconductor device is also disclosed.Type: ApplicationFiled: May 4, 1999Publication date: November 29, 2001Inventor: NAOKI SAKURA -
Patent number: 6316342Abstract: A Schottky diode, and a method of making the same, which is fabricated on InP material and employs a Schottky layer including InxAl1−xAS with x>0.6, or else including a chirped graded superlattice in which successive periods of the superlattice contain progressively less GaInAs and progressively more AlInAs, the increase in AlInAs being terminated before the proportion of AlInAs within the last period (adjacent the anode metal) exceeds 80%.Type: GrantFiled: August 15, 2000Date of Patent: November 13, 2001Assignee: HRL Laboratories, LLCInventors: Adele E. Schmitz, Robert H. Walden, Mark Lui, Mark K. Yu
-
Publication number: 20010021549Abstract: Floating gate transistors and methods of forming the same are described. In one implementation, a floating gate is formed over a substrate. The floating gate has an inner first portion and an outer second portion. Conductivity enhancing impurity is provided in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion. In another implementation, the floating gate is formed from a first layer of conductively doped semiconductive material and a second layer of substantially undoped semiconductive material. In another implementation, the floating gate is formed from a first material having a first average grain size and a second material having a second average grain size which is larger than the first average grain size.Type: ApplicationFiled: July 17, 1998Publication date: September 13, 2001Inventors: J. DENNIS KELLER, ROGER R. LEE
-
Patent number: 6287946Abstract: A method of reducing the specific contact resistivity of a metal to semiconductor interface between a metal contact and an InP semiconductor compound. The method includes the step of increasing the amount of the group V element (P) in the semiconductor compound so that the semiconductor compound is non-stoichiometric having an excess concentration of the group V element in an amount of at least 0.1% above stoichiometric levels.Type: GrantFiled: May 5, 1999Date of Patent: September 11, 2001Assignee: HRL Laboratories, LLCInventors: Miroslav Micovic, Daniel P. Docter
-
Patent number: 6274489Abstract: A first convex portion and a second convex portion are formed on a semiconductor substrate at a prescribed interval, an impurity diffusing region is formed on an upper portion of the semiconductor substrate placed between the first and second convex portions, and a thinned first polysilicon film is formed on the impurity diffusing region and the first and second convex portions. Thereafter, arsenic ions are implanted into the first polysilicon film to make the first polysilicon film conductive. Thereafter, a second polysilicon film having a film thickness larger than that of the first polysilicon film is formed, and phosphorus ions are implanted into the second polysilicon film to make the second polysilicon film conductive. Thereafter, a tungsten silicide film is formed on the second polysilicon film, and the tungsten silicide film and the first and second polysilicon films are patterned.Type: GrantFiled: March 2, 1998Date of Patent: August 14, 2001Assignee: Sanyo Electric Co., Ltd.Inventors: Masahiro Ono, Masaji Sakamura, Toshiharu Matsuda
-
Patent number: 6268230Abstract: By providing an area where an Au film 28b is removed and a Ti film 28a is exposed along the plane tangent to the side where the p-n junction of a semiconductor chip is exposed, sticking of the Au film 28b to the chip side or protruding of the film as a flash from the side is prevented, which normally provides a starting place for creep of a solder 42 on the chip side, which in turn causes p-n junction short-circuiting when dividing of chips.Type: GrantFiled: October 18, 1999Date of Patent: July 31, 2001Assignee: Fuji Photo Film Co., Ltd.Inventor: Toshiaki Kuniyasu
-
Patent number: 6229193Abstract: A Schottky rectifier has multiple stages with substantially identical or very similar structures. Each stage includes a nitride-based semiconductor layer, a Schottky contact formed on one surface of the semiconductor layer, and an ohmic contact formed on an opposite surface of the semiconductor layer. The Schottky layer is formed from a metallic material with a high metal work function, and the ohmic contact is formed from a metallic material with a low metal work function. At least one of the stages is a middle stage located between two adjacent stages, such that the Schottky contact of the middle stage and the ohmic contact of one of the adjacent stages are joined together, and such that the ohmic contact of the middle stage and the Schottky contact of another one of the adjacent stages are joined together.Type: GrantFiled: April 1, 1999Date of Patent: May 8, 2001Assignee: California Institute of TechnologyInventors: Zvonimir Z. Bandic, Eric C. Piquette, Thomas C. McGill
-
Patent number: 6225200Abstract: A semiconductor device has an improved schottky barrier junction. The device includes: a substrate; an epitaxial layer covering the substrate and lightly doped with a dopant selected from a group consisting of a rare earth element and an oxidant of a rare earth element; and a metal layer covering the epitaxial layer and forming said schottky barrier junction with said epitaxial layer.Type: GrantFiled: September 11, 1998Date of Patent: May 1, 2001Assignee: National Science CouncilInventors: Liann-Be Chang, Hang-Thung Wang
-
Patent number: 6200885Abstract: A III-V semiconductor structure and it producing method is provided. The method for forming a III-V semiconductor structure having a Schottky barrier layer includes the steps of (a) providing a III-V substrate, (b) treating the first barrier layer with a sulfuric acid solution, (c) forming a Schottky barrier layer on the III-V substrate, and (d) forming a metal layer on the second barrier layer. The Ill-V semiconductor structure includes a III-V substrate, a Schottky barrier layer, and a metal layer. The Schottky barrier layer is made of Al2(SO4)3 and In2(SO4)3.Type: GrantFiled: February 9, 1999Date of Patent: March 13, 2001Assignee: National Science CouncilInventors: Hung-Tsung Wang, Ming-Jyh Hwu, Yao-Hwa Wu, Liann-Be Chang
-
Patent number: 6187657Abstract: This invention comprises a new technique to realize a dual material gate MOSFET. The inventive technique is base upon an asymmetric oxide spacer formation and a self-aligned silicide formation. The asymmetric oxide spacer on the sidewall of the drain side of the gate is formed by selectively etching the spacer on the source side. The etch selectivity is realized by nitrogen implantation into an oxide spacer on the source side, by utilizing preferably an angled ion implantation technique. An HF solution has been experimentally demonstrated to provide an etch rate of the nitrogen implanted oxide that is much faster than the oxide without the nitrogen implantation.Type: GrantFiled: March 24, 1999Date of Patent: February 13, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Joong Jeon
-
Patent number: 6090679Abstract: A method for forming a bottom storage node of a crown-shaped DRAM capacitor on a substrate is disclosed.Type: GrantFiled: November 30, 1998Date of Patent: July 18, 2000Assignee: Worldwide Semiconductor Manufacturing CorporationInventor: Chine-Gie Lou
-
Patent number: 6033929Abstract: A II-VI group compound semiconductor device includes a semiconductor substrate, a Zn.sub.X Mg.sub.1-X S.sub.Y Se.sub.1-Y (0.ltoreq.X.ltoreq.1, 0.ltoreq.Y.ltoreq.1) semiconductor layer formed on the semiconductor substrate, and an electrode layer formed on the semiconductor layer, the electrode layer containing an additive element of Cd or Te and a metal which can form a eutectic alloy with the additive element, thus achieving an electrode layer having a small contact resistance, especially an electrode layer with an ohmic contact.Type: GrantFiled: March 22, 1996Date of Patent: March 7, 2000Assignee: Sharp Kabushiki KaishaInventors: Masanori Murakami, Yasuo Koide, Nobuaki Teraguchi
-
Patent number: 5994753Abstract: In a method for fabricating a semiconductor device, an insulating layer is formed on a semiconductor substrate, then a resist layer is formed on the insulating layer to have an opening therein. Next, removing the insulating layer at the bottom of the opening, then a reflow process is performed to the resist layer to have a curved surface thereon.Type: GrantFiled: March 13, 1998Date of Patent: November 30, 1999Assignee: Oki Electric Industry Co., Ltd.Inventor: Yoshiki Nitta
-
Patent number: 5956568Abstract: A method of fabricating ultra-small semiconductor devices including providing a mesa on a substrate. A plurality of overlying layers of semiconductor material are grown in overlying relationship to the mesa so that a perpendicular discontinuity is produced in the layers at the mesa sidewall and the first layer overlying the mesa is in contact with the last layer overlying the substrate adjacent the mesa. A spacer of nonconductive material is formed on the discontinuity and the plurality of overlying layers are etched, using the spacer as a mask, so as to form a contact area overlying the mesa and a contact area overlying the substrate adjacent the mesa, and a semiconductor device positioned adjacent the sidewall beneath the spacer and between the contact areas.Type: GrantFiled: March 1, 1996Date of Patent: September 21, 1999Assignee: Motorola, Inc.Inventors: Kumar Shiralagi, Sung P. Pack
-
Patent number: 5925902Abstract: In a semiconductor device, a gate electrode is formed by sequentially forming a Schottky metal film, a barrier metal film, and a low-resistance metal film from the lower side. The Schottky metal film or barrier metal film has a gap in a lower gate vertical portion. The gap is closed at its upper and lower portions. The overlaying low-resistance metal film does not extend into the lower gate vertical portion. A method for this semiconductor device is also disclosed.Type: GrantFiled: May 29, 1998Date of Patent: July 20, 1999Assignee: Nec CorporationInventor: Naoki Sakura
-
Patent number: 5804475Abstract: This invention describes a nanometer scale interband lateral resonant tunneling transistor, and the method for producing the same, with lateral geometry, good fanout properties and suitable for incorporation into large-scale integrated circuits. The transistor is of a single gate design and operation is based on resonant tunneling processes in narrow-gap nanostructures which are highly responsive to quantum phenomena. Such quantum-effect devices can have very high density, operate at much higher temperatures and are capable of driving other devices.Type: GrantFiled: June 19, 1996Date of Patent: September 8, 1998Assignee: The United States of America as represented by the Secretary of the NavyInventors: Jerry R. Meyer, Craig A. Hoffman, Filbert J. Bartoli, Jr.
-
Patent number: 5789311Abstract: A Schottky electrode is formed on an n-type SiC base member with an Al--Ti alloy or by laying Al films and Ti films alternately, and a resulting structure is subjected to a heat treatment of 600.degree. C. to 1,200.degree. C. A p-type SiC layer may be formed around the Schottky junction so as to form a p-n junction with the n-type SiC base member.Type: GrantFiled: June 2, 1995Date of Patent: August 4, 1998Assignee: Fuji Electric Co., Ltd.Inventors: Katsunori Ueno, Tatsuo Urushidani, Koichi Hashimoto, Shinji Ogino, Yasukazu Seki
-
Patent number: 5665618Abstract: This invention describes a nanometer scale interband lateral resonant tunneling transistor, and the method for producing the same, with lateral geometry, good fanout properties and suitable for incorporation into large-scale integrated circuits. The transistor is of a single gate design and operation is based on resonant tunneling processes in narrow-gap nanostructures which are highly responsive to quantum phenomena. Such quantum-effect devices can have very high density, operate at much higher temperatures and are capable of driving other devices.Type: GrantFiled: January 27, 1995Date of Patent: September 9, 1997Assignee: The United States of America as represented by the Secretary of the NavyInventors: Jerry R. Meyer, Craig A. Hoffman, Filbert J. Bartoli, Jr.
-
Patent number: 5622877Abstract: A power GaAs Schottky diode with a chemically deposited Ni barrier having a reverse breakdown voltage of 140 V, a forward voltage drop at 50 A/cm.sup.2 of 0.7 V at 23.degree. C., 0.5 V at 150.degree. C. and 0.3 V at 250.degree. C. and having a reverse leakage current density at -50 V of 0.1 .mu.A/cm.sup.2 at 23.degree. C. and 1 mA/cm.sup.2 at 150.degree. C. The high-voltage high-speed power Schottky semiconductor device is made by chemically depositing a nickel barrier electrode on a semiconductor which includes gallium arsenide and then etching the device to create side portions which are treated and protected to create the Schottky device.Type: GrantFiled: October 21, 1994Date of Patent: April 22, 1997Assignee: Ramot University Authority for Applied Research & Industrial Development Ltd.Inventors: German Ashkinazi, Boris Meyler, Menachem Nathan, Leonid Zolotarevski, Olga Zolotarevski