Having Diverse Electrical Device Patents (Class 438/59)
-
Patent number: 9029241Abstract: A photoelectric conversion device includes a first semiconductor substrate including a photoelectric conversion unit for generating a signal charge in accordance with an incident light, and a second semiconductor substrate including a signal processing unit for processing an electrical signal on the basis of the signal charge generated in the photoelectric conversion unit. The signal processing unit is situated in an orthogonal projection area from the photoelectric conversion unit to the second semiconductor substrate. A multilayer film including a plurality of insulator layers is provided between the first semiconductor substrate and the second semiconductor substrate. The thickness of the second semiconductor substrate is smaller than 500 micrometers. The thickness of the second semiconductor substrate is greater than the distance from the second semiconductor substrate and a light-receiving surface of the first semiconductor substrate.Type: GrantFiled: October 14, 2014Date of Patent: May 12, 2015Assignee: Canon Kabushiki KaishaInventors: Mineo Shimotsusa, Takeshi Ichikawa, Yasuhiro Sekine
-
Publication number: 20150123157Abstract: A method of fabricating a composite semiconductor structure includes providing an SOI substrate including a plurality of silicon-based devices, providing a compound semiconductor substrate including a plurality of photonic devices, and dicing the compound semiconductor substrate to provide a plurality of photonic dies. Each die includes one or more of the plurality of photonics devices. The method also includes providing an assembly substrate having a base layer and a device layer including a plurality of CMOS devices, mounting the plurality of photonic dies on predetermined portions of the assembly substrate, and aligning the SOI substrate and the assembly substrate. The method further includes joining the SOI substrate and the assembly substrate to form a composite substrate structure and removing at least the base layer of the assembly substrate from the composite substrate structure.Type: ApplicationFiled: September 10, 2014Publication date: May 7, 2015Applicant: Skorpios Technologies, Inc.Inventors: John Dallesasse, Stephen B. Krasulick, Timothy Creazzo, Elton Marchena
-
Publication number: 20150123119Abstract: Provided are an image sensor and a method of manufacturing method of manufacturing the image sensor. The image sensor includes a substrate, photoelectric transducers and switching elements formed in layers on the substrate in this order. Each of the photoelectric transducers includes a hydrogenated amorphous silicon layer. Each of the switching elements includes an amorphous oxide semiconductor layer. The image sensor further includes a blocking layer arranged between the hydrogenated amorphous silicon layers of the photoelectric transducers and the amorphous oxide semiconductor layers of the switching elements, where the blocking layer suppresses penetration of hydrogen separated from the hydrogenated amorphous silicon layers.Type: ApplicationFiled: October 31, 2014Publication date: May 7, 2015Applicant: NLT TECHNOLOGIES, LTD.Inventors: Hiroyuki SEKINE, Takayuki ISHINO, Toru UKITA, Fuminori TAMURA, Kazushige TAKECHI
-
Publication number: 20150123179Abstract: A solid-state imaging device includes two-dimensionally arranged pixels, and each pixel includes a photoelectric conversion element configured to generate charges according to a light amount of incident light and accumulate the charges therein; and at least one of an amplification transistor configured to amplify a voltage corresponding to the charges accumulated in the photoelectric conversion element, a readout transistor configured to read a signal of the voltage amplified by the amplification transistor, and a reset transistor configured to reset the charges accumulated in the photoelectric conversion element, a channel region of each transistor being formed in a direction perpendicular to a substrate.Type: ApplicationFiled: October 27, 2014Publication date: May 7, 2015Inventor: Yoshiaki Kikuchi
-
Publication number: 20150123134Abstract: An infrared detector includes a substrate, a light blocking layer on the substrate, a lower electrode on the light blocking layer, the lower electrode electrically connected to the light blocking layer, a lower insulating layer on the light blocking layer, a first semiconductor layer on the lower insulating layer, a first source electrode and a first drain electrode on the first semiconductor layer, an upper insulating layer on the first semiconductor layer, and a first gate electrode on the upper insulating layer, the first gate electrode electrically connected to the lower electrode, where the first semiconductor layer includes a zinc and a nitrogen, and the first semiconductor layer is configured to generate electric charges by reacting with an infrared ray.Type: ApplicationFiled: March 20, 2014Publication date: May 7, 2015Applicant: Samsung Display Co., Ltd.Inventors: Seong-Min Wang, Byeong-Hoon Cho
-
Patent number: 9024320Abstract: Embodiments of the present invention disclose a sensor and a method for manufacturing the same, the sensor comprising a plurality of sensing units arranged in array, each of which comprises a thin film transistor device and a photodiode sensor device and the photodiode sensor device comprising: a receiving electrode connected with a drain of the thin film transistor device, a photodiode located on the receiving electrode and covering the thin film transistor device, a transparent electrode on the photodiode and a biasing line connected with the transparent electrode.Type: GrantFiled: November 15, 2012Date of Patent: May 5, 2015Assignee: Beijing BOE Optoelectronics Technology Co., Ltd.Inventors: Tiansheng Li, Changjiang Yan, Shaoying Xu, Zhenyu Xie
-
Patent number: 9024416Abstract: A semiconductor structure is provided. The semiconductor structure includes an interposer structure. The interposer structure includes an interposer substrate, a ground, through vias, a dielectric layer, and an inductor. The through vias are formed in the interposer substrate and electrically connected to the ground. The dielectric layer is on the interposer substrate. The inductor is on the dielectric layer.Type: GrantFiled: August 12, 2013Date of Patent: May 5, 2015Assignee: United Microelectronics Corp.Inventors: Chun-Hung Chen, Ming-Tse Lin, Chien-Li Kuo, Kuei-Sheng Wu
-
Publication number: 20150115337Abstract: A semiconductor structure includes a substrate, an imaging pixel array disposed on a first region of the substrate, a first isolation disposed in the first region, a periphery circuitry disposed on a second region of the substrate, and a second isolation disposed in the second region. The imaging pixel array has a plurality of imaging pixels configured to capture image data. The periphery circuitry has a transistor configured to receive and process the image data. The first isolation has a first depth and a first protrusion projected from a surface of the substrate. The second isolation has a second depth and a second protrusion projected from the surface of the substrate. The first protrusion has a substantially same height as the second protrusion. The first depth is different from the second depth.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: JER-SHIEN YANG, HUEI-JU YU, I-LING KUO, WEN-LUNG HO, CHUNYUAN CHAO
-
Publication number: 20150115338Abstract: A solid-state imaging device according to an embodiment includes photoelectric conversion devices, a dopant layer, a low concentration region, and a transistor. The photoelectric conversion devices are disposed on a semiconductor layer. The dopant layer is disposed on a layer same as the semiconductor layer where photoelectric conversion devices are arrayed, and includes dopant having a conductivity type reverse to a charge accumulating region of the photoelectric conversion device. The low concentration region is disposed inside the dopant layer and has dopant concentration lower than the dopant layer. A transistor includes an active region disposed on the dopant layer.Type: ApplicationFiled: September 11, 2014Publication date: April 30, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Hisayuki TARUKI, Nagataka TANAKA
-
Publication number: 20150118781Abstract: A backside illuminated image sensor having a photodiode and a first transistor in a sensor region and located in a first substrate, with the first transistor electrically coupled to the photodiode. The image sensor has logic circuits formed in a second substrate. The second substrate is stacked on the first substrate and the logic circuits are coupled to the first transistor through bonding pads, the bonding pads disposed outside of the sensor region.Type: ApplicationFiled: January 2, 2015Publication date: April 30, 2015Inventors: Szu-Ying Chen, Meng-Hsun Wan, Dun-Nian Yaung, Pao-Tung Chen, Jen-Cheng Liu
-
Publication number: 20150115387Abstract: According to one embodiment, the present invention relates to a method for manufacturing a photovoltaic device comprising a photovoltaic cell or a plurality of photovoltaic cells (PV cells) connected to an electronic integrated circuit having at least one electrical contact area. A stack comprising the PV cell(s) is produced separately from the electronic integrated circuit, the electronic integrated circuit is then transferred to said stack comprising the PV cell(s). During this transfer, connection areas carried by the PV cell(s) are brought into contact with matching connection areas carried by the electronic integrated circuit.Type: ApplicationFiled: October 28, 2014Publication date: April 30, 2015Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Julien BUCKLEY, Haykel BEN JAMAA
-
Publication number: 20150108555Abstract: In a method of manufacturing an image sensor, a photodiode is formed in a substrate. The substrate is etched to form an opening vertically aligned with the photodiode. A gate insulation layer and a first preliminary polysilicon layer are formed on an inner surface of opening and a front surface of substrate. A first doping process is performed on first preliminary polysilicon layer to form first polysilicon layer, and the first polysilicon layer in the opening is uniformly doped with first conductivity type impurities. A second preliminary polysilicon layer is formed on first polysilicon layer. A second doping process is performed on second preliminary polysilicon layer to form second polysilicon layer doped with first conductivity type impurities. The first and second polysilicon layers are patterned to form a buried gate electrode in the opening. The first impurity region is formed at an upper portion of substrate adjacent to buried gate electrode.Type: ApplicationFiled: June 3, 2014Publication date: April 23, 2015Applicant: Samsung Electronics Co., Ltd.Inventors: Young-Woo Jung, Jung-Chak Ahn, Hee-Geun Jeong
-
Publication number: 20150108354Abstract: An X-ray detector includes a light sensor configured to receive light energy from a scintillator receiving X-rays. The light sensor includes a grid of pixels having a light reception surface oriented toward the scintillator and configured to receive light from the scintillator. Each pixel includes a diode assembly, a control assembly and a capacitor assembly. The diode assembly is disposed on the light reception surface and is configured to produce electric charge responsive to light received by the diode assembly. The diode assembly includes plural diodes selectably configurable in plural combinations, wherein an amount of the electric charge produced by the diode assembly varies based on a selection of diode combination. The control assembly is operably connected to the diode assembly and configured to selectably configure the diodes. The capacitor assembly is operably connected to the diode assembly and configured to receive and store the electric charge from the diode assembly.Type: ApplicationFiled: October 22, 2013Publication date: April 23, 2015Applicant: General Electric CompanyInventors: James Zhengshe Liu, Paul Richard Granfors
-
Patent number: 8995800Abstract: A method of fabricating silicon waveguides with embedded active circuitry from silicon-on-insulator wafers utilizes photolithographic microfabrication techniques to define waveguide structures and embedded circuit recesses for receiving integrated circuitry. The method utilizes a double masking layer, one layer of which at least partially defines at least one waveguide and the other layer of which at least partially defines the at least one waveguide and at least one embedded circuit recess. The photolithographic microfabrication techniques are sufficiently precise for the required small structural features of high frequency waveguides and the double masking layer allows the method to be completed more efficiently. The basic fabrication method may be extended to provide batch arrays to mass produce silicon waveguide devices.Type: GrantFiled: July 6, 2012Date of Patent: March 31, 2015Assignee: Teledyne Scientific & Imaging, LLCInventors: Philip A. Stupar, Robert L. Borwick, III, Robert E. Mihailovich, Jeffrey F. DeNatale
-
Publication number: 20150084106Abstract: A solid-state imaging device includes unit pixels formed on a semiconductor substrate. Each of the unit pixels includes a photoelectric converter, a floating diffusion, a pinning layer, and a pixel transistor. The pixel transistor includes a gate electrode formed on the semiconductor substrate, a source diffusion layer, and a drain diffusion layer. At least one of the source diffusion layer or the drain diffusion layer functions as the floating diffusion. The pinning layer is covered by the floating diffusion at a bottom and a side at a channel of the pixel transistor. A conductivity type of the floating diffusion is opposite to that of the pinning layer.Type: ApplicationFiled: November 26, 2014Publication date: March 26, 2015Inventors: Kentaro NAKANISHI, Junji HIRASE, Kosaku SAEKI, Yoshinori TAKAMI, Takeshi HIDAKA, Tokuhiko TAMAKI
-
Publication number: 20150084092Abstract: An overvoltage protection component may be in a SOI layer, a portion of the SOI layer forming the core of an optical waveguide. This component may be made of semiconductor regions of different doping types and/or levels, at least one of these regions corresponding to at least a portion of the waveguide core.Type: ApplicationFiled: September 25, 2014Publication date: March 26, 2015Inventor: Pascal FONTENEAU
-
Patent number: 8987738Abstract: A photoelectric conversion device with improved electric characteristics is provided. The photoelectric conversion device has a structure in which a window layer is formed by a stack of a first silicon semiconductor layer and a second silicon semiconductor layer, and the second silicon semiconductor layer has high carrier concentration than the first silicon semiconductor layer and has an opening. Light irradiation is performed on the first silicon semiconductor layer through the opening without passing through the second silicon semiconductor layer; thus, light absorption loss in the window layer can be reduced.Type: GrantFiled: September 27, 2012Date of Patent: March 24, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takashi Hirose, Naoto Kusumoto
-
Patent number: 8987034Abstract: A method of manufacturing a backside illumination image sensor includes forming an epitaxial layer on a silicon (Si) substrate, and forming an inter-metal dielectric (IMD) on the epitaxial layer. The method includes forming a trench in one side region of the epitaxial layer, forming an insulating layer at a side wall and bottom of the trench, forming a color filter and microlens on the IMD, bonding a support wafer onto the IMD with the color filter and microlens formed therein, and/or removing the Si substrate.Type: GrantFiled: January 14, 2013Date of Patent: March 24, 2015Assignee: Dongbu Hitek Co., Ltd.Inventors: Jong Taek Hwang, Han Choon Lee
-
Publication number: 20150079718Abstract: A device includes a first chip including an image sensor therein, and a second chip bonded to the first chip. The second chip includes a logic device selected from the group consisting essentially of a reset transistor, a selector, a row selector, and combinations thereof therein. The logic device and the image sensor are electrically coupled to each other, and are parts of a same pixel unit.Type: ApplicationFiled: November 21, 2014Publication date: March 19, 2015Inventors: Szu-Ying Chen, Meng-Hsun Wan, Tzu-Jui Wang, Dun-Nian Yaung, Jen-Cheng Liu
-
Publication number: 20150076484Abstract: A solid-state imaging device includes: a semiconductor substrate; a pixel unit formed on the semiconductor substrate; and a peripheral circuit unit formed on the semiconductor substrate, at a periphery of the pixel unit, in which the pixel unit includes: a photoelectric conversion film which converts incident light into charges; and a floating diffusion which holds the charges, the peripheral circuit unit includes a transistor including a gate electrode and two source and drain diffusion regions, and the two source and drain diffusion regions have a higher impurity concentration than an impurity concentration of the floating diffusion.Type: ApplicationFiled: November 25, 2014Publication date: March 19, 2015Inventors: Yoshiya MORIYAMA, Hiromasa FUJIMOTO, Kosaku SAEKI, Nobuyoshi TAKAHASHI
-
Publication number: 20150076500Abstract: Each imaging pixel provided in a solid-state imaging device includes a charge accumulation part which is a diffusion region formed in a substrate, a gate electrode formed lateral to the charge accumulation part on the substrate, an insulating film formed on the charge accumulation part, and a contact plug connected to the charge accumulation part so as to penetrate the insulating film and made of semiconductor. The contact plug is, at a lower part thereof, embedded in the insulating film, and is, at an upper part thereof, exposed through the insulating film. Silicide is formed on the upper part of the contact plug, and the charge accumulation part and the gate electrode are covered by the insulating film.Type: ApplicationFiled: November 25, 2014Publication date: March 19, 2015Inventors: Ryota SAKAIDA, Nobuyoshi TAKAHASHI, Kosaku SAEKI
-
Patent number: 8980671Abstract: A manufacturing method of a semiconductor device according to embodiments includes forming a photodiode layer, which is an active region including a photodiode, on a main surface of a first substrate, forming a wiring layer, which includes a wire and a dielectric layer covering the wire, on the photodiode layer, and forming a dielectric film on the wiring layer. The manufacturing method of the semiconductor device according to the embodiments further includes bonding a second substrate to the dielectric film of the first substrate so that a crystal orientation of the photodiode layer matches a crystal orientation of the second substrate.Type: GrantFiled: February 8, 2012Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Hongo, Kazumasa Tanida, Akihiro Hori, Kenji Takahashi, Hideo Numata
-
Publication number: 20150060966Abstract: An image sensor with an array of image sensor pixels is provided. Each image pixel may include a photodiode and associated pixel circuits formed in a semiconductor substrate. Buried light shielding structures may be formed on the substrate to prevent pixel circuitry that is formed in the substrate between two adjacent photodiodes from being exposed to incoming light. The buried light shields may be formed over conductive gate structures. A metal silicide layer may be formed to completely cover these conductive gate structures. Antireflective coating material may optionally be formed over the metal silicide layer. Forming gate structures with a metal silicide liner can help reduce optical pixel crosstalk and enhance global shutter efficiency.Type: ApplicationFiled: August 20, 2014Publication date: March 5, 2015Inventors: Victor Lenchenkov, Hirofumi Komori
-
Publication number: 20150054041Abstract: A method of protecting a CMOS device within an integrated photonic semiconductor structure is provided. The method may include depositing a conformal layer of germanium over the CMOS device and an adjacent area to the CMOS device, depositing a conformal layer of dielectric hardmask over the germanium, and forming, using a mask level, a patterned layer of photoresist for covering the CMOS device and a photonic device formation region within the adjacent area. Openings are etched into areas of the deposited layer of silicon nitride not covered by the patterned photoresist, such that the areas are adjacent to the photonic device formation region. The germanium material is then etched from the conformal layer of germanium at a location underlying the etched openings for forming the photonic device at the photonic device formation region. The conformal layer of germanium deposited over the CMOS device protects the CMOS device.Type: ApplicationFiled: August 20, 2013Publication date: February 26, 2015Applicant: International Business Machines CorporationInventors: Solomon Assefa, Marwan H. Khater, Edward W. Kiewra, Carol Reinholm, Steven M. Shank
-
Publication number: 20150054042Abstract: A photodiode includes at least one central pad arranged on a light-receiving surface of a photodiode semiconductor substrate. The pad is made of a first material and includes lateral sidewalls surrounded by a spacer made of a second material having a different optical index than the first material. The lateral dimensions of the pad are smaller than an operating wavelength of the photodiode. Both the first and second materials are transparent to that operating wavelength. The pads and spacers are formed at a same time gate electrodes and sidewall spacers of MOS transistors are formed.Type: ApplicationFiled: August 19, 2014Publication date: February 26, 2015Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SA, Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Michel Marty, Sebastien Jouan, Laurent Frey, Salim Boutami
-
Patent number: 8962370Abstract: A radiation detector includes a sensor substrate and a scintillator layer. The sensor substrate is configured to be capable of performing photoelectric conversion. The scintillator layer includes a first area and a second area, the first area including an activator, the second area including the activator with a concentration lower than the concentration of the activator in the first area, the scintillator layer being provided on the sensor substrate so that the first area and the second area are arranged in a thickness direction of the scintillator layer and the first area is arranged from an end portion on a side of the sensor substrate in the scintillator layer in the thickness direction.Type: GrantFiled: June 17, 2013Date of Patent: February 24, 2015Assignee: Sony CorporationInventors: Mitsuhiro Kawanishi, Ikumi Kusayama, Takahiro Igarashi
-
Patent number: 8962371Abstract: A method for fabricating a sensor, comprises: forming, on a base substrate, a pattern of a data line (31), a pattern of a drain electrode (34), a pattern of a source electrode (33), a pattern of a receive electrode (39), a pattern of a photodiode (40) and a pattern of a transparent electrode (41); forming a pattern of an ohmic layer by using a first patterning process; forming a pattern of an active layer by using a second patterning process; forming a pattern of a gate insulating layer by using a third patterning process; and forming a pattern of a gate line (30), a pattern of a gate electrode (38) and a pattern of a bias electrode (42) by using a fourth patterning process. Such a method can reduce the number of mask as well as the production cost and simplifies the production process, thereby significantly improves the production capacity and the defect-free rate.Type: GrantFiled: November 21, 2012Date of Patent: February 24, 2015Assignee: Beijing BOE Optoelectronics Technology Co., Ltd.Inventors: Shaoying Xu, Zhenyu Xie, Xu Chen
-
Publication number: 20150050769Abstract: A solar-powered autonomous CMOS circuit structure is fabricated with monolithically integrated photovoltaic solar cells. The structure includes a device layer including an integrated circuit and a solar cell layer. Solar cell structures in the solar cell layer can be series connected during metallization of the device layer or subsequently. The device layer and the solar cell layer are formed using a silicon-on-insulator substrate. Subsequent spalling of the silicon-on-insulator substrate through the handle substrate thereof facilitates production of a relatively thin solar cell layer that can be subjected to a selective etching process to isolate the solar cell structures.Type: ApplicationFiled: October 31, 2014Publication date: February 19, 2015Inventors: Stephen W. Bedell, Bahman Hekmatshoartabari, Devendra K. Sadana, Ghavam G. Shahidi, Davood Shahrjerdi
-
Publication number: 20150047686Abstract: Embodiments of the present invention include a method for manufacturing, and a structure for a thin film solar module. The method of manufacturing includes fabricating a thin film solar cell and fabricating an electronic conversion unit (ECU) on a single substrate. The thin film solar cell has at least one solar cell diode on a substrate. The ECU has at least one transistor on the substrate. The ECU may further comprise a capacitor and an inductor. The ECU is integrated on the substrate monolithically and electrically connected with the thin film solar cell. The ECU and the thin film solar cell interconnect to form a circuit on the substrate. The ECU is electrically connected to a microcontroller on the solar cell module.Type: ApplicationFiled: August 14, 2013Publication date: February 19, 2015Applicant: International Business Machines CorporationInventors: Hans-Juergen Eickelmann, Ruediger Kellman, Hartmut Kuehl, Markus Schmidt
-
Patent number: 8956906Abstract: The invention relates to a method and a device for producing a semiconductor layer. The problem addressed is that of increasing the deposition rate of the layer constituents and significantly improving the efficiency of a resulting solar cell. At the same time, the material costs are intended to be reduced. The problem is solved by virtue of the fact that, in a vacuum chamber, metal evaporator sources release Cu, In and/or Ga or the chalcogenide compounds, the latter are focused as metal vapor jets onto the substrate, and Se and/or S emerge(s) in an ionized fashion from a chalcogen low-energy wide-beam ion source and this beam is focused onto the surface of the substrate in such a way that it overlaps the metal vapor jets. A device for carrying out the method is described.Type: GrantFiled: February 22, 2010Date of Patent: February 17, 2015Assignee: Solarion AGInventors: Hendrik Zachmann, Karsten Otte, Horst Neumann, Frank Scholze, Lutz Pistol
-
Patent number: 8956907Abstract: There is provided a method of fabricating a field effect transistor including: forming a first oxide semiconductor film on a gate insulation layer disposed on a gate electrode; forming a second oxide semiconductor film on the first oxide semiconductor film, the second oxide semiconductor film differing in cation composition from the first oxide semiconductor film and being lower in electrical conductivity than the first oxide semiconductor film; applying a heat treatment at over 300° C. in an oxidizing atmosphere; forming a third oxide semiconductor film on the second oxide semiconductor film, the third oxide semiconductor film differing in cation composition from the first oxide semiconductor film and being lower in electrical conductivity than the first oxide semiconductor film; applying a heat treatment in an oxidizing atmosphere; and, forming a source electrode and a drain electrode on the third oxide semiconductor film.Type: GrantFiled: January 22, 2014Date of Patent: February 17, 2015Assignee: FUJIFILM CorporationInventors: Masashi Ono, Masahiro Takata, Fumihiko Mochizuki, Atsushi Tanaka, Masayuki Suzuki
-
Patent number: 8956908Abstract: In image sensors and methods of manufacturing the same, a substrate has a photoelectric conversion area, a floating diffusion area and a recess between the photoelectric conversion area and the floating diffusion area. A plurality of photodiodes is vertically arranged inside the substrate in the photoelectric conversion area. A transfer transistor is arranged along a surface profile of the substrate having the recess and configured to transfer electric charges generated from the plurality of photodiodes to the floating diffusion area. The transfer transistor includes a gate insulation pattern on a sidewall and a bottom of the recess and on a surface of the substrate around the recess, and a gate conductive pattern including polysilicon doped with impurities and positioned on the gate insulation pattern along the surface profile of the substrate having the recess, wherein a cavity is in an upper surface of the gate conductive pattern.Type: GrantFiled: August 11, 2014Date of Patent: February 17, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Ihara Hisanori
-
Publication number: 20150041870Abstract: A sensor and its fabrication method are provided, the sensor includes: a base substrate, a group of gate lines and a group of data lines arranged as crossing each other, and a plurality of sensing elements arranged in an array and defined by the group of gate lines and the group of data lines, each sensing element comprising a TFT device and a photodiode sensing device, wherein: the TFT device is a top gate TFT; the photodiode sensing device includes: a bias electrode and a bias electrode pin connected with the bias electrode, both of which are disposed on the base substrate; a photodiode disposed on the bias electrode and a transparent electrode disposed on the photodiode and connected with the source electrode.Type: ApplicationFiled: November 21, 2012Publication date: February 12, 2015Inventors: Shaoying Xu, Zhenyu Xie, Xu Chen
-
Publication number: 20150041866Abstract: According to one embodiment, a solid-state imaging device is provided. The solid-state imaging device includes a photoelectric conversion element, a floating diffusion, and an amplifying transistor. The photoelectric conversion element photoelectrically convert incident light into electric charges with an amount corresponding to an amount of the incident light, and accumulates the electric charges. The floating diffusion accumulates the electric charges read out from the photoelectric conversion element. The amplifying transistor includes a gate electrode connected to the floating diffusion, and outputs a signal based on the amount of the electric charges accumulated in the floating diffusion. The amplifying transistor includes a first concentration region disposed in at least a part of the maximum region of the depletion layer and a second concentration region disposed at a deeper position than the first concentration region, and has higher impurity concentration than that of the first concentration region.Type: ApplicationFiled: December 13, 2013Publication date: February 12, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Nagataka TANAKA
-
Patent number: 8951822Abstract: A method for fabricating a sensor includes: forming, on a base substrate, a pattern of a source electrode and a drain electrode, a pattern of a data line, a pattern of a receiving electrode, a pattern of a photodiode, and a pattern of a transparent electrode disposed by using a first patterning process; forming a pattern of an ohmic layer by using a second patterning process; forming a pattern of an active layer by using a third patterning process; forming a pattern of a gate insulating layer by using a fourth patterning process, wherein the gate insulating layer has a via hole above the transparent electrode; and forming a pattern of a gate electrode, a pattern of a gate line, and a pattern of a bias line connected to the transparent electrode via the via hole above the transparent electrode by using a fifth patterning process.Type: GrantFiled: November 16, 2012Date of Patent: February 10, 2015Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventors: Shaoying Xu, Zhenyu Xie, Xu Chen
-
Publication number: 20150034910Abstract: An x-ray imaging system includes an organic x-ray detector having a layered structure composed of a scintillator layer disposed on a first electrode layer and an absorber layer sandwiched between the first electrode layer and a second electrode layer. The second electrode layer is disposed on a TFT array and the TFT array is disposed on a substrate. The absorber layer includes a donor material and an acceptor material, and the donor material contains a low bandgap polymer.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: GENERAL ELECTRIC COMPANYInventors: Gautam Parthasarathy, Aaron Judy Couture, Jie Jerry Liu, Kwang Hyup An
-
Publication number: 20150034944Abstract: A panel to detect X-rays includes a plurality of signal lines, a plurality of gate lines, and a plurality of cells in areas adjacent intersections of respective ones of the gate and control lines. A first area includes a first cell having a driving circuit, and a second area includes a second cell which omits a driving circuit. Data lines connected to respective ones of the cells carry signals from which an X-ray image is generated. The second cell may be located in a dummy cell area of the panel.Type: ApplicationFiled: May 8, 2014Publication date: February 5, 2015Applicant: SAMSUNG DISPLAY CO., LTD.Inventor: Sung-Woo CHO
-
Publication number: 20150035029Abstract: An imaging device includes: a photodiode configured to perform photoelectric conversion and to generate electric charge in accordance with an amount of received light; a floating diffusion section configured to accumulate the electric charge generated in the photodiode; a reading circuit configured to output a pixel signal having a voltage in accordance with a level of the electric charge accumulated in the floating diffusion section, the reading circuit including one or a plurality of transistors each having a gate that is electrically connected to a wiring used for selecting a pixel; and an insulating section extending into part or whole of a bottom surface of the floating diffusion section, part or whole of bottom surfaces of source-drain regions in the one or the plurality of transistors, or both. The photodiode, the floating diffusion section, the reading circuit, and the insulating section are provided in a semiconductor layer.Type: ApplicationFiled: July 23, 2014Publication date: February 5, 2015Inventors: Harumi Ikeda, Atsuhiko Yamamoto, Yoshiki Ebiko, Takeshi Yanagita
-
Publication number: 20150028405Abstract: A solid-state imaging device includes a semiconductor layer, a reflector, and a plurality of element separating regions. In the semiconductor layer, a plurality of photoelectric conversion elements is arranged in a two-dimensional array. The reflector covers a surface of the semiconductor layer on a side opposite to a surface of the semiconductor layer on which alight is incident, and reflects the light. The element separating regions are formed in the semiconductor layer to physically and electrically separate the plurality of photoelectric conversion elements. Each of the element separating regions extend from the surface of the semiconductor layer on which the light is incident to the reflector and has a reflection surface for reflecting light.Type: ApplicationFiled: February 28, 2014Publication date: January 29, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takaaki MINAMI, Shoichi HIROOKA
-
Publication number: 20150028403Abstract: A device including a gate structure formed over a semiconductor substrate, the gate structure having extensions, a device isolation structure formed into the semiconductor substrate adjacent the gate structure, wherein the extensions are over a portion of the device isolation structure, and source/drain regions on both sides of the gate structure, the source/drain regions being formed in a gap in the device isolation structure and being partially enclosed by the extensions of the gate structure.Type: ApplicationFiled: July 26, 2013Publication date: January 29, 2015Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Min-Feng Kao, Dun-Nian Yaung, Jen-Cheng Liu, Tzu-Hsuan Hsu, Szu-Ying Chen, Wei-Cheng Hsu, Hsiao-Hui Tseng
-
Publication number: 20150028402Abstract: The present disclosure relates to a method the present disclosure relates to an active pixel sensor having a gate dielectric protection layer that reduces damage to an underlying gate dielectric layer during fabrication, and an associated method of formation. In some embodiments, the active pixel sensor has a photodetector disposed within a semiconductor substrate. A transfer transistor having a first gate structure is located on a first gate dielectric layer disposed above the semiconductor substrate. A reset transistor having a second gate structure is located on the first gate dielectric layer. A gate dielectric protection layer is disposed onto the gate oxide at a position extending between the first gate structure and the second gate structure and over the photodetector. The gate dielectric protection layer protects the first gate dielectric layer from etching procedures during fabrication of the active pixel sensor.Type: ApplicationFiled: July 23, 2013Publication date: January 29, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng-Hsien Chou, Wen-I Hsu, Tsun-Kai Tsao, Chih-Yu Lai, Jiech-Fun Lu, Yeur-Luen Tu
-
Publication number: 20150029374Abstract: The present disclosure relates to an image sensor, a manufacturing apparatus and method, and an imaging apparatus that are capable of further enlarging a charge accumulation region. In the image sensor of this disclosure, a channel portion of a readout transistor that constitutes a pixel and a floating diffusion are formed so as to be overlaid with each other at least partly. For example, the channel portion and the floating diffusion are formed in the form of a column on a surface of a photodiode that constitutes the pixel. This disclosure can be applied to the manufacturing apparatus and method, and the imaging apparatus, in addition to the image sensor.Type: ApplicationFiled: February 1, 2013Publication date: January 29, 2015Applicant: SONY CORPORATIONInventor: Yoshiaki Kitano
-
Patent number: 8936952Abstract: An object is to provide a manufacturing method of a semiconductor device in which a defect in characteristics due to a crack occurring in a semiconductor device is reduced. Provision of a crack suppression layer formed of a metal film in the periphery of a semiconductor element makes it possible to suppress a crack occurring from the outer periphery of a substrate and reduce damage to the semiconductor element. In addition, even if the semiconductor device is subjected to physical forces from the outer periphery in separation and transposition steps, progression (growth) of a crack to the semiconductor device can be suppressed by the crack suppression layer.Type: GrantFiled: June 8, 2011Date of Patent: January 20, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Akihiro Chida
-
Publication number: 20150016770Abstract: A device and the process for creating a three-dimensional electronic photonic circuit is disclosed. The process includes fabricating a standard high performance integrated circuit on a high resistivity silicon or a silicon-on-insulator substrate up to and including the passivation layer on top of transistors. Separately, a silicon-on-insulator wafer capped by an oxide layer is fabricated, then the two wafers are joined. The resultant device has photonic process elements (e.g. waveguides and photodetectors) fabricated in the top silicon layer. Continued processing interconnects the transistors and photonic elements with contacts and metallization levels to produces an electronic-photonic integrated circuit.Type: ApplicationFiled: July 7, 2014Publication date: January 15, 2015Inventors: Murty S. Polavarapu, Andrew T.S. Pomerene
-
Publication number: 20150001377Abstract: A method comprises preparing a semiconductor substrate having a first portion, and a second portion including a first region and a second region; forming an active region in the first portion, and an isolating portion of an insulator defining the active region in the second portion; forming a first semiconductor region of a first conductivity type configuring a first photoelectric conversion element, a second semiconductor region of first conductivity type configuring a second photoelectric conversion element, a third semiconductor region of first conductivity type, a fourth semiconductor region of the conductivity type, a first gate electrode configuring a first transfer transistor, and a second gate electrode configuring a second transfer; exposing the first region of the semiconductor substrate, and performing ion implantation masked by a first photoresist pattern covering the second region of the semiconductor substrate, thus forming a fifth semiconductor region of a second conductivity type.Type: ApplicationFiled: June 26, 2014Publication date: January 1, 2015Inventors: Koichi Tazoe, Yu Arishima, Akira Okita, Kazuki Ohshitanai, Yasuharu Ota
-
Patent number: 8921187Abstract: Embodiments of a process including depositing a sacrificial layer on the surface of a substrate over a photosensitive region, over the top surface of a transfer gate, and over at least the sidewall of the transfer gate closest to the photosensitive region, the sacrificial layer having a selected thickness. A layer of photoresist is deposited over the sacrificial layer, which is patterned and etched to expose the surface of the substrate over the photosensitive region and at least part of the transfer gate top surface, leaving a sacrificial spacer on the sidewall of the transfer gate closest to the photosensitive region. The substrate is plasma doped to form a pinning layer between the photosensitive region and the surface of the substrate. The spacing between the pinning layer and the sidewall of the transfer gate substantially corresponds to a thickness of the sacrificial spacer. Other embodiments are disclosed and claimed.Type: GrantFiled: February 26, 2013Date of Patent: December 30, 2014Assignee: OmniVision Technologies, Inc.Inventors: Gang Chen, Duli Mao, Hsin-Chih Tai, Vincent Venezia, Yin Qian, Howard E. Rhodes
-
Publication number: 20140349437Abstract: In image sensors and methods of manufacturing the same, a substrate has a photoelectric conversion area, a floating diffusion area and a recess between the photoelectric conversion area and the floating diffusion area. A plurality of photodiodes is vertically arranged inside the substrate in the photoelectric conversion area. A transfer transistor is arranged along a surface profile of the substrate having the recess and configured to transfer electric charges generated from the plurality of photodiodes to the floating diffusion area. The transfer transistor includes a gate insulation pattern on a sidewall and a bottom of the recess and on a surface of the substrate around the recess, and a gate conductive pattern including polysilicon doped with impurities and positioned on the gate insulation pattern along the surface profile of the substrate having the recess, wherein a cavity is in an upper surface of the gate conductive pattern.Type: ApplicationFiled: August 11, 2014Publication date: November 27, 2014Inventor: Ihara HISANORI
-
Patent number: 8895343Abstract: Methods and structures of photodetectors are described. The structure may include a readout integrated circuit substrate having an internally integrated capacitor. The structure may additionally include an external capacitor overlying the readout integrated circuit substrate. The external capacitor may be coupled with the internally integrated capacitor of the readout integrated circuit substrate, and configured to operate in parallel with the internally integrated capacitor of the readout integrated circuit substrate. The structure may also include a detector overlying the external capacitor.Type: GrantFiled: April 10, 2013Date of Patent: November 25, 2014Assignee: DRS RSTA, Inc.Inventors: Kirk D. Peterson, Eugene E. Krueger, Cari A. Ossenfort, Daniel B. Jardine, George D. Skidmore
-
Patent number: 8896137Abstract: A solid-state image pickup device includes: a silicon layer; a pixel portion formed in the silicon layer for processing and outputting signal charges obtained by carrying out photoelectric conversion for incident lights; an alignment mark formed in a periphery of the pixel portion and in the silicon layer; and a contact portion through which a first electrode within a wiring layer formed on a first surface of the silicon layer, and a second electrode formed on a second surface opposite to the first surface of the silicon layer through an insulating film are connected, wherein the alignment mark and the contact portion are formed from conductive layers made of the same conductive material and formed within respective holes each extending completely through the silicon layer through respective insulating layers made of the same material.Type: GrantFiled: August 20, 2012Date of Patent: November 25, 2014Assignee: Sony CorporationInventors: Keiichi Nakazawa, Takayuki Enomoto
-
Publication number: 20140342490Abstract: A method for fabricating a sensor, comprises: forming, on a base substrate, a pattern of a data line (31), a pattern of a drain electrode (34), a pattern of a source electrode (33), a pattern of a receive electrode (39), a pattern of a photodiode (40) and a pattern of a transparent electrode (41); forming a pattern of an ohmic layer by using a first patterning process; forming a pattern of an active layer by using a second patterning process; forming a pattern of a gate insulating layer by using a third patterning process; and forming a pattern of a gate line (30), a pattern of a gate electrode (38) and a pattern of a bias electrode (42) by using a fourth patterning process. Such a method can reduce the number of mask as well as the production cost and simplifies the production process, thereby significantly improves the production capacity and the defect-free rate.Type: ApplicationFiled: November 21, 2012Publication date: November 20, 2014Inventors: Shaoying Xu, Zhenyu Xie, Xu Chen