Of Refractory Group Metal (i.e., Titanium (ti), Zirconium (zr), Hafnium (hf), Vanadium (v), Niobium (nb), Tantalum (ta), Chromium (cr), Molybdenum (mo), Tungsten (w), Or Alloy Thereof) Patents (Class 438/683)
-
Patent number: 8377812Abstract: The present invention provides a method of fabricating a metal oxide semiconductor field effect transistor. The method includes the steps of forming a source region on a silicon carbide layer and annealing the source region. A gate oxide layer is formed on the source region and the silicon carbide layer. The method further includes providing a gate electrode on the gate oxide layer and disposing a dielectric layer on the gate electrode and the gate oxide layer. The method further includes etching a portion of the dielectric layer and a portion of the gate oxide layer to form sidewalls on the gate electrode. A metal layer is disposed on the gate electrode, the sidewalls and the source region. The method further includes forming a gate contact and a source contact by subjecting the metal layer to a temperature of at least about 800° C. The gate contact and the source contact comprise a metal silicide. The distance between the gate contact and the source contact is less than about 0.6 ?m.Type: GrantFiled: June 12, 2009Date of Patent: February 19, 2013Assignee: General Electric CompanyInventors: Kevin Sean Matocha, Gregory Keith Dudoff, William Gregg Hawkins, Zachary Matthew Stum, Stephen Daley Arthur, Dale Marius Brown
-
Patent number: 8377556Abstract: Systems and methods for creating carbon nanotubes are disclosed that comprise a growing a nanotube on a tri-layer material. This tri-layer material may comprise a catalyst and at least one layer of Ti. This tri-layer material may be exposed to a technique that is used to grow a nanotube on a material such as a deposition technique.Type: GrantFiled: November 26, 2008Date of Patent: February 19, 2013Assignee: STMicroelectronics Asia Pacific Pte., Ltd.Inventors: Adeline Chan, Ivan Teo, Zhonglin Miao, Shanzhong Wang, Vincenzo Vinciguerra
-
Patent number: 8372750Abstract: According to one embodiment of the invention, a method for nickel silicidation includes providing a substrate having a source region, a gate region, and a drain region, forming a source in the source region and a drain in the drain region, annealing the source and the drain, implanting, after the annealing the source and the drain, a heavy ion in the source region and the drain region, depositing a nickel layer in each of the source and drain regions, and heating the substrate to form a nickel silicide region in each of the source and drain regions by heating the substrate.Type: GrantFiled: September 24, 2010Date of Patent: February 12, 2013Assignee: Texas Instruments IncorporatedInventors: Amitabh Jain, Peijun Chen, Jorge A. Kittl
-
Patent number: 8357611Abstract: A semiconductor device having good TFT characteristics is realized. By using a high purity target as a target, using a single gas, argon (Ar), as a sputtering gas, setting the substrate temperature equal to or less than 300° C., and setting the sputtering gas pressure from 1.0 Pa to 3.0 Pa, the film stress of a film is made from ?1×1010 dyn/cm2 to 1×1010 dyn/cm2. By thus using a conducting film in which the amount of sodium contained within the film is equal to or less than 0.3 ppm, preferably equal to or less than 0.1 ppm, and having a low electrical resistivity (equal to or less than 40 ??·cm), as a gate wiring material and a material for other wirings of a TFT, the operating performance and the reliability of a semiconductor device provided with the TFT can be increased.Type: GrantFiled: March 8, 2011Date of Patent: January 22, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toru Takayama, Keiji Sato, Shunpei Yamazaki
-
Patent number: 8349732Abstract: A device and a method for forming a metal silicide is presented. A device, which includes a gate region, a source region, and a drain region, is formed on a substrate. A metal is disposed on the substrate, followed by a first anneal, forming a metal silicide on at least one of the gate region, the source region, and the drain region. The unreacted metal is removed from the substrate. The metal silicide is implanted with atoms. The implant is followed by a super anneal of the substrate.Type: GrantFiled: July 18, 2008Date of Patent: January 8, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry Chuang, Hung-Chih Tsai, Keh-Chiang Ku, Kong-Beng Thei, Mong Song Liang
-
Patent number: 8330234Abstract: In a semiconductor device, a gate electrode having a uniform composition prevents deviation in a work function. Controlling a Vth provides excellent operation properties. The semiconductor device includes an NMOS transistor and a PMOS transistor with a common line electrode. The line electrode includes electrode sections (A) and (B) and a diffusion barrier region formed over an isolation region so that (A) and (B) are kept out of contact. The diffusion barrier region meets at least one of: (1) The diffusion coefficient in the above diffusion barrier region of the constituent element of the above electrode section (A) is lower than the interdiffusion coefficient of the constituent element between electrode section (A) materials; and (2) The diffusion coefficient in the above diffusion barrier region of the constituent element of the above electrode section (B) is lower than the interdiffusion coefficient of the constituent element between electrode section (B) materials.Type: GrantFiled: November 21, 2006Date of Patent: December 11, 2012Assignee: NEC CorporationInventor: Takashi Hase
-
Publication number: 20120295441Abstract: A method for forming a hard mask in semiconductor device fabrication comprises: forming first and second patterned material layers on a third material layer, the second patterned material layer only covering the top of predetermined regions of the first patterned material layer; changing a property of exposed top and side portions of the first patterned material layer using the second patterned material layer as a mask, forming property-changed roofs at the exposed top portions of the first patterned material layer and forming property-changed sidewalls with a predetermined width at the exposed side portions of the first patterned material layer; removing the second patterned material layer and portions of the first patterned material layer with exposed tops and an unchanged property located between the property-changed sidewalls, to form the hard mask.Type: ApplicationFiled: December 7, 2011Publication date: November 22, 2012Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventor: ZHONGSHAN HONG
-
Patent number: 8304021Abstract: A vapor phase deposition apparatus 100 for forming a thin film comprising a chamber 1060, a piping unit 120 for supplying a source material of the thin film into the chamber 1060 in a gaseous condition, a vaporizer 202 for vaporizing the source material in a source material container 112 and supplying the vaporized gas in the piping unit 120 and a temperature control unit 180, is presented.Type: GrantFiled: September 17, 2009Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventors: Tomoe Yamamoto, Tomohisa Iino
-
Patent number: 8278217Abstract: A semiconductor device includes a semiconductor chip having a surface provided with connecting electrodes, a stacked structure made up of alternately stacked dielectric and wiring layers and provided on the surface of the semiconductor chip, a passive element provided in the stacked structure and electrically connected to the wiring layers; and external electrodes for external electrical connection provided on the stacked structure and electrically connected to the connecting electrodes via the wiring layers. The passive element has at least one layer selected from a group consisting of a capacitor dielectric layer, a resistor layer and a conductor layer that are formed by spraying an aerosol particulate material.Type: GrantFiled: October 17, 2005Date of Patent: October 2, 2012Assignees: Fujitsu Limited, National Institute of Advanced Industrial Science and TechnologyInventors: Yoshihiko Imanaka, Jun Akedo
-
Publication number: 20120244704Abstract: A method for removing native oxides from a substrate surface is provided. In one embodiment, the method comprises positioning a substrate having an oxide layer into a processing chamber, exposing the substrate to a gas mixture while forming a volatile film on the substrate and maintaining the substrate at a temperature below 65° C., heating the substrate to a temperature of at least about 75° C. to sublimate the volatile film and remove the oxide layer, and depositing a first layer on the substrate after heating the substrate.Type: ApplicationFiled: June 5, 2012Publication date: September 27, 2012Inventors: Chien-Teh KAO, Jing-Pei(Connie) CHOU, Chiukin(Steven) LAI, Sal UMOTOY, Joel M. HUSTON, Son TRINH, Mei CHANG, Xiaoxiong (John) YUAN, Yu CHANG, Xinliang LU, Wei W. WANG, See-Eng PHAN
-
Publication number: 20120244700Abstract: Embodiments of methods for fabricating the semiconductor devices are provided. The method includes forming a metal silicide in an upper portion of a gate electrode structure and in an active semiconductor region laterally adjacent to the gate electrode structure. A first portion of the metal silicide formed in the upper portion of the gate electrode structure is removed.Type: ApplicationFiled: March 22, 2011Publication date: September 27, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Ralf RR RICHTER, Ronny RP PFUTZNER
-
Patent number: 8268180Abstract: Methods for forming a nanoperforated graphene material are provided. The methods comprise forming an etch mask defining a periodic array of holes over a graphene material and patterning the periodic array of holes into the graphene material. The etch mask comprises a pattern-defining block copolymer layer, and can optionally also comprise a wetting layer and a neutral layer. The nanoperforated graphene material can consist of a single sheet of graphene or a plurality of graphene sheets.Type: GrantFiled: January 25, 2011Date of Patent: September 18, 2012Assignee: Wisconsin Alumni Research FoundationInventors: Michael S. Arnold, Padma Gopalan, Nathaniel S. Safron, Myungwoong Kim
-
Publication number: 20120231626Abstract: The invention provides a method of forming a film stack on a substrate, comprising performing a silicon containing gas soak process to form a silicon containing layer over the substrate, reacting with the silicon containing layer to form a tungsten silicide layer on the substrate, depositing a tungsten nitride layer on the substrate, subjecting the substrate to a nitridation treatment using active nitrogen species from a remote plasma, and depositing a conductive bulk layer directly on the tungsten nitride layer.Type: ApplicationFiled: March 8, 2012Publication date: September 13, 2012Applicant: APPLIED MATERIALS, INC.Inventors: SANG-HYEOB LEE, Sang Ho Yu, Kai Wu
-
Patent number: 8247257Abstract: A method for providing a semiconductor material for photovoltaic devices, the method includes providing a sample of iron disilicide comprising approximately 90 percent or greater of a beta phase entity. The sample of iron disilicide is characterized by a substantially uniform first particle size ranging from about 1 micron to about 10 microns. The method includes combining the sample of iron disilicide and a binding material to form a mixture of material. The method includes providing a substrate member including a surface region and deposits the mixture of material overlying the surface region of the substrate. In a specific embodiment, the mixture of material is subjected to a post-deposition process such as a curing process to form a thickness of material comprising the sample of iron disilicide overlying the substrate member. In a specific embodiment, the thickness of material is characterized by a thickness of about the first particle size.Type: GrantFiled: October 6, 2011Date of Patent: August 21, 2012Assignee: Stion CorporationInventors: Howard W. H. Lee, Frederic Victor Mikulec, Bing Shen Gao, Jinman Huang
-
Patent number: 8216377Abstract: A method and apparatus are presented for reducing halide-based contamination within deposited titanium-based thin films. Halide adsorbing materials are utilized within the deposition chamber to remove halides, such as chlorine and chlorides, during the deposition process so that contamination of the titanium-based film is minimized. A method for regenerating the halide adsorbing material is also provided.Type: GrantFiled: March 4, 2011Date of Patent: July 10, 2012Assignee: Micron Technology, Inc.Inventors: Garo J. Derderian, Cem Basceri, Donald L. Westmoreland
-
Patent number: 8211795Abstract: A new technique is disclosed in which a barrier/cap layer for a copper based metal line is formed by using a thermal-chemical treatment based on hydrogen with a surface modification on the basis of a silicon-containing precursor followed by an in situ plasma based deposition of silicon based dielectric barrier material. The thermal-chemical cleaning process is performed in the absence of any plasma ambient.Type: GrantFiled: January 8, 2008Date of Patent: July 3, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Joerg Hohage, Volker Kahlert, Hartmut Ruelke, Ulrich Mayer
-
Patent number: 8207064Abstract: A semiconductor p-i-n diode and method for forming the same are described herein. In one aspect, a SiGe region is formed between a region doped to have one conductivity (either p+ or n+) and an electrical contact to the p-i-n diode. The SiGe region may serve to lower the contact resistance, which may increase the forward bias current. The doped region extends below the SiGe region such that it is between the SiGe region and an intrinsic region of the diode. The p-i-n diode may be formed from silicon. The doped region below the SiGe region may serve to keep the reverse bias current from increasing as result of the added SiGe region. In one embodiment, the SiGe is formed such that the forward bias current of an up-pointing p-i-n diode in a memory array substantially matches the forward bias current of a down-pointing p-i-n diode which may achieve better switching results when these diodes are used with the R/W material in a 3D memory array.Type: GrantFiled: September 17, 2009Date of Patent: June 26, 2012Assignee: SanDisk 3D LLCInventors: Abhijit Bandyopadhyay, Kun Hou, Steven Maxwell
-
Publication number: 20120112292Abstract: A method for forming an alternate conductive path in semiconductor devices includes forming a silicided contact in a source/drain region adjacent to an extension diffusion region and removing sidewall spacers from a gate structure. A metal layer is formed over a portion of the extension diffusion region in a substrate layer to intermix metal from the metal layer with the portion of the extension region without annealing the metal layer. An unmixed portion of the metal layer is removed. The alternate conductive path is formed on the extension diffusion region with intermixed metal by thermal processing after the unmixed portion of the metal layer has been removed.Type: ApplicationFiled: November 5, 2010Publication date: May 10, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: CHRISTIAN LAVOIE, Ahmet S. Ozcan, Bin Yang, Zhen Zhang
-
Patent number: 8173093Abstract: Provided is an iron silicide sputtering target in which the oxygen as the gas component in the target is 1000 ppm or less, and a manufacturing method of such iron silicide sputtering target including the steps of melting/casting high purity iron and silicon under high vacuum to prepare an alloy ingot, subjecting the ingot to gas atomization with inert gas to prepare fine powder, and thereafter sintering the fine powder. With this iron silicide sputtering target, the amount of impurities will be reduced, the thickness of the ?FeSi2 film during deposition can be made thick, the generation of particles will be reduced, a uniform and homogenous film composition can be yielded, and the sputtering characteristics will be favorable. The foregoing manufacturing method is able to stably produce this target.Type: GrantFiled: September 1, 2003Date of Patent: May 8, 2012Assignee: JX Nippon Mining & Metals CorporationInventors: Kunihiro Oda, Ryo Suzuki
-
Patent number: 8168539Abstract: A tungsten film with a lower specific resistance and a lower fluorine concentration over its boundary with the base barrier layer, which adheres to the barrier layer with a high level of reliability, compared to tungsten films formed through methods in the related art, is formed. The tungsten film is formed through a process in which a silicon-containing gas is delivered to a wafer M placed within a processing container 14 and a process executed after the silicon-containing gas supply process, in which a first tungsten film 70 is formed by alternately executing multiple times, a tungsten-containing gas supply step for supplying a tungsten-containing gas and a hydrogen compound gas supply step for supplying a hydrogen compound gas with no silicon content with a purge step in which an inert gas is supplied into the processing container and/or an evacuation step for evacuating the processing container executed between the tungsten-containing gas supply step and the hydrogen compound gas supply step.Type: GrantFiled: June 23, 2006Date of Patent: May 1, 2012Assignee: Tokyo Electron LimitedInventors: Masahito Sugiura, Yasutaka Mizoguchi, Yasushi Aiba
-
Patent number: 8158518Abstract: Methods of forming contacts (and optionally, local interconnects) using an ink comprising a silicide-forming metal, electrical devices such as diodes and/or transistors including such contacts and (optional) local interconnects, and methods for forming such devices are disclosed. The method of forming contacts includes depositing an ink of a silicide-forming metal onto an exposed silicon surface, drying the ink to form a silicide-forming metal precursor, and heating the silicide-forming metal precursor and the silicon surface to form a metal silicide contact. Optionally, the metal precursor ink may be selectively deposited onto a dielectric layer adjacent to the exposed silicon surface to form a metal-containing interconnect. Furthermore, one or more bulk conductive metal(s) may be deposited on remaining metal precursor ink and/or the dielectric layer. Electrical devices, such as diodes and transistors may be made using such printed contact and/or local interconnects.Type: GrantFiled: July 17, 2008Date of Patent: April 17, 2012Assignee: Kovio, Inc.Inventors: Aditi Chandra, Arvind Kamath, James Montague Cleeves, Joerg Rockenberger, Mao Takashima, Erik Scher
-
Patent number: 8158092Abstract: Provided is iron silicide powder in which the content of oxygen as the gas component is 1500 ppm or less, and a method of manufacturing such iron silicide powder including the steps of reducing iron oxide with hydrogen to prepare iron powder, heating the iron powder and Si powder in a non-oxidizing atmosphere to prepare synthetic powder containing FeSi as its primary component, and adding and mixing Si powder once again thereto and heating this in a non-oxidizing atmosphere to prepare iron silicide powder containing FeSi2 as its primary component. The content of oxygen as the gas component contained in the iron silicide powder will decrease, and the iron silicide powder can be easily pulverized as a result thereof. Thus, the mixture of impurities when the pulverization is unsatisfactory will be reduced, the specific surface area of the iron silicide powder will increase, and the density can be enhanced upon sintering the iron silicide powder.Type: GrantFiled: May 7, 2010Date of Patent: April 17, 2012Assignee: JX Nippon Mining & Metals CorporationInventors: Kunihiro Oda, Ryo Suzuki
-
Patent number: 8133811Abstract: A semiconductor device, which suppresses formation of an organic impurity layer and has excellent adhesiveness to a copper film and a metal to be a base, is manufactured. A substrate (wafer W) coated with a barrier metal layer (base film) 13 formed of a metal having a high oxidation tendency, such as titanium, is placed in a processing chamber. At the time of starting to supply water vapor or after that, a material gas containing an organic compound of copper (for instance, Cu(hfac)TMVS) is supplied, and a copper film is formed on the surface of the barrier metal layer 13 whereupon the oxide layer 13a is formed by the water vapor. Then, heat treatment is performed on the wafer W, and the oxide layer 13a is converted into an alloy layer 13b of a metal and copper which constitute the barrier metal layer 13.Type: GrantFiled: June 15, 2007Date of Patent: March 13, 2012Assignee: Tokyo Electrcn LimitedInventors: Yasuhiko Kojima, Taro Ikeda, Tatsuo Hatano
-
Publication number: 20120025385Abstract: Methods for forming memory devices and integrated circuitry, for example, DRAM circuitry, structures and devices resulting from such methods, and systems that incorporate the devices are provided.Type: ApplicationFiled: September 27, 2011Publication date: February 2, 2012Inventors: Terrence McDaniel, Sandra Tagg, Fred Fishburn
-
Patent number: 8101521Abstract: The methods described herein relate to deposition of low resistivity, highly conformal tungsten nucleation layers. These layers serve as a seed layers for the deposition of a tungsten bulk layer. The methods are particularly useful for tungsten plug fill in which tungsten is deposited in high aspect ratio features. The methods involve depositing a nucleation layer by a combined PNL and CVD process. The substrate is first exposed to one or more cycles of sequential pulses of a reducing agent and a tungsten precursor in a PNL process. The nucleation layer is then completed by simultaneous exposure of the substrate to a reducing agent and tungsten precursor in a chemical vapor deposition process. In certain embodiments, the process is performed without the use of a borane as a reducing agent.Type: GrantFiled: December 11, 2009Date of Patent: January 24, 2012Assignee: Novellus Systems, Inc.Inventors: Juwen Gao, Lana Hiului Chan, Panya Wongsenakhum
-
Publication number: 20120009790Abstract: A method for fabricating a storage node of a semiconductor device includes forming a sacrificial dielectric pattern with a storage node hole on a substrate, forming a support layer on the sacrificial dielectric pattern, forming a storage node, supported by the support layer, in the storage node hole, performing a full dip-out process to expose the outer wall of the storage node, and performing a cleaning process for removing or reducing a bridge-causing material formed on the surface of the support layer.Type: ApplicationFiled: March 28, 2011Publication date: January 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hyo Geun YOON, Ji Yong PARK, Sun Jin LEE
-
Patent number: 8058092Abstract: A method for providing a semiconductor material for photovoltaic devices, the method includes providing a sample of iron disilicide comprising approximately 90 percent or greater of a beta phase entity. The sample of iron disilicide is characterized by a substantially uniform first particle size ranging from about 1 micron to about 10 microns. The method includes combining the sample of iron disilicide and a binding material to form a mixture of material. The method includes providing a substrate member including a surface region and deposits the mixture of material overlying the surface region of the substrate. In a specific embodiment, the mixture of material is subjected to a post-deposition process such as a curing process to form a thickness of material comprising the sample of iron disilicide overlying the substrate member. In a specific embodiment, the thickness of material is characterized by a thickness of about the first particle size.Type: GrantFiled: September 12, 2008Date of Patent: November 15, 2011Assignee: Stion CorporationInventors: Howard W. H. Lee, Frederic Victor Mikulec, Bing Shen Gao, Jinman Huang
-
Publication number: 20110263124Abstract: A method of fabricating a semiconductor device according to one embodiment includes: forming a plurality of Si-based pattern portions above a semiconductor substrate, the plurality of Si-based pattern portions being adjacent in a direction substantially parallel to a surface of the semiconductor substrate via insulating films; forming a metal film above the plurality of Si-based pattern portions and the insulating films so as to contact with the plurality of Si-based pattern portions; processing whole areas or upper portions of the plurality of Si-based pattern portions into a plurality of silicide layers by a silicidation reaction between the plurality of Si-based pattern portions and the metal film by heat treatment; and removing the plurality of silicide layers formed above the insulating films by applying planarizing treatment to the plurality of silicide layers.Type: ApplicationFiled: June 29, 2011Publication date: October 27, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Shinichi Hirasawa, Shinya Watanabe
-
Patent number: 8039394Abstract: A method of forming a layer of alpha-tantalum on a substrate including the steps of depositing a layer of titanium nitride on a substrate; and depositing a layer of alpha-tantalum on the layer of titanium nitride, wherein the deposition of the alpha-tantalum is carried out at temperatures below about 300° C.Type: GrantFiled: June 26, 2009Date of Patent: October 18, 2011Assignee: Seagate Technology LLCInventors: Ivan Petrov Ivanov, Wei Tian, Mallika Kamarajugadda, Paul E. Anderson
-
Patent number: 8017519Abstract: Disclosed is a semiconductor device including: a substrate; a wiring layer formed on the substrate and made of copper or a copper alloy; a copper diffusion barrier film formed on the wiring layer and made of an amorphous carbon film formed by CVD using a processing gas containing a hydrocarbon gas; and a low-k insulating film formed on the copper diffusion barrier film.Type: GrantFiled: December 26, 2007Date of Patent: September 13, 2011Assignee: Tokyo Electron LimitedInventor: Hiraku Ishikawa
-
Patent number: 8017464Abstract: As a method for constituting a pre-metal interlayer insulating film, such method is considered as forming a CVD silicon oxide-based insulating film having good filling properties of a silicon oxide film by ozone TEOS, reflowing the film at high temperatures to planarize it, then stacking a silicon oxide film having good CMP scratch resistance by plasma TEOS, and, further, planarizing it by CMP. However, it was made clear that, in a process for forming a contact hole, crack in the pre-metal interlayer insulating film is exposed in the contact hole, into which barrier metal intrudes to cause short-circuit defects. In the present invention, in the pre-metal process, after forming the ozone TEOS film over an etch stop film, the ozone TEOS film is once etched back so as to expose the etch stop film over a gate structure, and, after that, a plasma TEOS film is formed over the remaining ozone TEOS film, and then the plasma TEOS film is planarized by CMP.Type: GrantFiled: September 12, 2009Date of Patent: September 13, 2011Assignee: Renesas Electronics CorporationInventors: Masao Sugiyama, Yoshiyuki Kaneko, Yoshinori Kondo, Masayoshi Hirasawa
-
Patent number: 8008194Abstract: The semiconductor manufacturing method comprises the step of forming a metal alloy film of an alloy of a metal of Ni or others and a noble metal over a semiconductor substrate containing a region where silicon is partially exposed; the step of selectively reacting the silicon in the region and the metal alloy film by thermal processing to form metal silicide film containing the metal of Ni or others and the noble metal on the region; and the step of removing the metal alloy film remaining unreacted by using a solution containing hydrogen peroxide with a transition metal, which has higher ionization tendency than the metal of Ni or others, dissolved in.Type: GrantFiled: July 31, 2007Date of Patent: August 30, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Masanori Uchida
-
Patent number: 8003526Abstract: A process for forming a local interconnect includes applying a layer of metal over a semiconductor layer. A layer of metal silicide is formed over the layer of metal. The layer of metal silicide is patterned to define the boundaries of the local interconnect. The metal silicide is reacted with the layer of metal to form a composite structure. The composite structure includes the metal silicide, another metal silicide formed as silicon from the metal silicide reacts with the underlying layer of metal and an intermetallic compound of the metal from the layer of metal and metal from the layer of metal silicide. The unreacted layer of metal is removed with the composite structure remaining as the local interconnect.Type: GrantFiled: March 10, 2010Date of Patent: August 23, 2011Assignee: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Publication number: 20110201165Abstract: A non-conformal metal silicide in a transistor of recessed drain and source configuration may provide enhanced efficiency with respect to strain-inducing mechanisms, drain/source resistance and the like. For this purpose, in some cases, an amorphizing implantation process may be performed prior to the silicidation process, while in other cases an anisotropic deposition of the refractory metal may be used.Type: ApplicationFiled: April 5, 2011Publication date: August 18, 2011Inventors: Jan Hoentschel, Uwe Griebenow, Andy Wei
-
Patent number: 7998842Abstract: The present invention provides metallic films containing a Group IVB or VB metal, silicon and optionally nitrogen by utilizing atomic layer deposition (ALD). In particularly, the present invention provides a low temperature thermal ALD method of forming metallic silicides and a plasma-enhanced atomic layer deposition (PE-ALD) method of forming metallic silicon nitride film. The methods of the present invention are capable of forming metallic films having a thickness of a monolayer or less on the surface of a substrate. The metallic films provided in the present invention can be used for contact metallization, metal gates or as a diffusion barrier.Type: GrantFiled: August 29, 2005Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Hyungjun Kim, Stephen M. Rossnagel
-
Patent number: 7994053Abstract: A method for forming a metal oxide thin film pattern using nanoimprinting according to one embodiment of the present invention includes: coating a photosensitive metal-organic material precursor solution on a substrate; pressurizing the photosensitive metal-organic material precursor coating layer to a mold patterned to have a protrusion and depression structure; forming the metal oxide thin film pattern by irradiating ultraviolet rays to the pressurized photosensitive metal-organic material precursor coating layer to cure it; and removing the patterned mold from the metal oxide thin film pattern.Type: GrantFiled: December 30, 2009Date of Patent: August 9, 2011Assignee: Korea Institute of Machinery & MaterialsInventors: Hyeong-Ho Park, Dae-Geun Choi, Jun-Ho Jeong, Ki-Don Kim, Jun-Hyuk Choi, Ji-Hye Lee, Seong-Je Park, So-Hee Jeon, Sa-Rah Kim
-
Patent number: 7993987Abstract: A method includes providing a substrate including a non-insulative, silicon-including region for silicidation, the substrate including one or more contaminants at a top surface thereof. A getter layer is deposited over the non-insulative, silicon-including region, the getter layer reacting with at least one of the one or more contaminants in the non-insulative, silicon-including region at approximately room temperature. The getter layer is removed, and siliciding of the non-insulative, silicon-including region is performed.Type: GrantFiled: October 14, 2010Date of Patent: August 9, 2011Assignee: International Business Machines CorporationInventors: Randolph F. Knarr, Christian Lavoie, Ahmet S. Ozcan, Filippos Papadatos
-
Patent number: 7989281Abstract: Provided is a method for manufacturing a dual gate in a semiconductor device. The method includes forming a gate insulating layer and a gate conductive layer on a semiconductor substrate, forming a diffusion barrier layer on the gate conductive layer, forming a barrier metal layer on the diffusion barrier layer, depositing a first gate metal layer on the barrier metal layer, forming a metal nitride barrier layer on a surface of the first gate metal layer by supplying nitrogen (N2) plasma on the first gate metal layer, forming a second gate metal layer on the metal nitride barrier layer, and forming a hard mask layer on the second gate metal layer.Type: GrantFiled: April 17, 2008Date of Patent: August 2, 2011Assignee: Hynix Semiconductor Inc.Inventor: Hyun Phill Kim
-
Patent number: 7972583Abstract: An iron silicide sputtering target in which the oxygen as a gas component in the target is 1000 ppm or less and a method of manufacturing such an iron silicide sputtering target are provided. The method includes the steps of melting/casting high purity iron and silicon under high vacuum to prepare an alloy ingot, subjecting the ingot to gas atomization with inert gas to prepare fine powder, and thereafter sintering the fine powder. The amount of impurities in the target will be reduced, the thickness of a ?FeSi2 film during deposition can be made thick, the generation of particles will be reduced, a uniform and homogenous film composition can be yielded, and the sputtering characteristics will be favorable. The foregoing manufacturing method is able to stably produce the target.Type: GrantFiled: October 29, 2010Date of Patent: July 5, 2011Assignee: JX Nippon Mining & Metals CorporationInventors: Kunihiro Oda, Ryo Suzuki
-
Publication number: 20110147855Abstract: A method for forming a semiconductor device decouples NMOS and PMOS silicide processing and thereby allows independent optimization of at least one characteristic of both NMOS and PMOS devices, and eliminates constraints of using the same silicide process for both NMOS and PMOS, which limits the degree to which the process can be optimized for either technology.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Inventors: Subhash M. Joshi, Chris Auth
-
Patent number: 7960231Abstract: A method of forming a semiconductor memory device includes forming a tunnel insulating layer on a semiconductor substrate, and forming a silicon layer, including metal material, on the tunnel insulating layer. Accordingly, an increase in the strain energy of the conductive layer may be prohibited and, therefore, the growth of grains constituting the conductive layer may be prevented. Furthermore, a threshold voltage distribution characteristic and electrical properties of a semiconductor memory device may be improved.Type: GrantFiled: June 27, 2008Date of Patent: June 14, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jung Geun Kim, Seong Hwan Myung, Eun Soo Kim
-
Patent number: 7955925Abstract: After gate insulating films, gate electrodes, and n+ type semiconductor regions and p+ type semiconductor regions for source/drain are formed, a metal film and a barrier film are formed on a semiconductor substrate. And a first heat treatment is performed so as to make the metal film react with the gate electrodes, the n+ type semiconductor region, and the p+ type semiconductor region, thereby forming a metal silicide layer formed of a monosilicide of a metal element forming the metal film. After that, the barrier film and the unreacted metal film are removed, and then a second heat treatment is performed to stabilize the metal silicide layer. The heat treatment temperature is made lower than a temperature at which a lattice size of a disilicide of the metal element and that of the semiconductor substrate become same.Type: GrantFiled: July 3, 2008Date of Patent: June 7, 2011Assignee: Renesas Electronics CorporationInventors: Shigenari Okada, Takuya Futase
-
Patent number: 7951713Abstract: A method for forming a metal wiring of a semiconductor device capable of efficiently preventing a hillock phenomenon occurred in a subsequent annealing process of a metal wiring process. The method for forming a metal wiring of a semiconductor device includes forming an Al growth stop film on the upper interface of an Al wiring film by reacting implanted reactive ions with a Ti film or the Al in the Al wiring film.Type: GrantFiled: November 6, 2007Date of Patent: May 31, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Wan-Shick Kim
-
Patent number: 7947597Abstract: Some embodiments include methods of titanium deposition in which a silicon-containing surface and an electrically insulative surface are both exposed to titanium-containing material, and in which such exposure forms titanium silicide from the silicon-containing surface while not depositing titanium onto the electrically insulative surface. The embodiments may include atomic layer deposition processes, and may include a hydrogen pre-treatment of the silicon-containing surfaces to activate the surfaces for reaction with the titanium-containing material. Some embodiments include methods of titanium deposition in which a semiconductor material surface and an electrically insulative surface are both exposed to titanium-containing material, and in which a titanium-containing film is uniformly deposited across both surfaces.Type: GrantFiled: March 9, 2010Date of Patent: May 24, 2011Assignee: Micron Technology, Inc.Inventors: Joel A. Drewes, Cem Basceri, Demetrius Sarigiannis
-
Patent number: 7943499Abstract: A method for making a transistor 20 that includes using a transition metal nitride layer 200 and/or a SOG layer 220 to protect the source/drain regions 60 from silicidation during the silicidation of the gate electrode 90. The SOG layer 210 is planarized to expose the transition metal nitride layer 200 or the gate electrode 93 before the gate silicidation process. If a transition metal nitride layer 200 is used, then it is removed from the top of the gate electrode 93 before the full silicidation of the gate electrode 90.Type: GrantFiled: October 21, 2009Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Jiong-Ping Lu, Yaw S. Obeng, Ping Jiang, Joe G. Tran
-
Patent number: 7943516Abstract: A method of manufacturing a semiconductor device forms an interlayer insulating film on a nickel silicide layer formed on a substrate, and forms a through hole by performing dry etching using a resist pattern, formed on the interlayer insulating film, as a mask and then removing the resist pattern by ashing. A wafer after an ashing process is cleaned using a cleaning solution comprised of aqueous solution having a content of the fluorine-containing compound of 1.0 to 5.0 mass %, a content of chelating agent of 0.2 to 5.0 mass %, and a content of the organic acid salt of 0.1 to 3.0 mass %.Type: GrantFiled: March 21, 2008Date of Patent: May 17, 2011Assignees: Renesas Electronics Corporation, Kanto Kagaku Kabushiki KaishaInventors: Hidemitsu Aoki, Tatsuya Suzuki, Takuo Ohwada, Kaoru Ikegami, Norio Ishikawa
-
Patent number: 7927996Abstract: Methods of forming transparent conducting oxides and devices formed by these methods are shown. Monolayers that contain tungsten and monolayers that contain indium are deposited onto a substrate and subsequently processed to form tungsten-doped indium oxide. The resulting transparent conducing oxide includes properties such as an amorphous or nanocrystalline microstructure. Devices that include transparent conducing oxides formed with these methods have better step coverage over substrate topography and more robust film mechanical properties.Type: GrantFiled: February 13, 2007Date of Patent: April 19, 2011Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7906429Abstract: A semiconductor device having good TFT characteristics is realized. By using a high purity target as a target, using a single gas, argon (Ar), as a sputtering gas, setting the substrate temperature equal to or less than 300° C., and setting the sputtering gas pressure from 1.0 Pa to 3.0 Pa, the film stress of a film is made from ?1×1010 dyn/cm2 to 1×1010 dyn/cm2. By thus using a conducting film in which the amount of sodium contained within the film is equal to or less than 0.3 ppm, preferably equal to or less than 0.1 ppm, and having a low electrical resistivity (equal to or less than 40 ??·cm), as a gate wiring material and a material for other wirings of a TFT, the operating performance and the reliability of a semiconductor device provided with the TFT can be increased.Type: GrantFiled: July 9, 2007Date of Patent: March 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toru Takayama, Keiji Sato, Shunpei Yamazaki
-
Patent number: 7897513Abstract: The present application is directed to a method for forming a metal silicide layer. The method comprises providing a substrate comprising silicon and depositing a metal layer on the substrate. The metal layer is annealed within a first temperature range and for a first dwell time of about 10 milliseconds or less to react at least a portion of the metal with the silicon to form a silicide. An unreacted portion of the metal is removed from the substrate. The silicide is annealed within a second temperature range for a second dwell time of about 10 milliseconds or less.Type: GrantFiled: June 28, 2007Date of Patent: March 1, 2011Assignee: Texas Instruments IncorporatedInventors: Haowen Bu, Shashank Ekbote, Juanita Deloach
-
Patent number: RE42180Abstract: A semiconductor device includes a semiconductor substrate, an element-isolating region formed in the semiconductor substrate, a real element region formed in the semiconductor substrate and outside the element-isolating region and having a metal silicide layer formed on the surface thereof, and a dummy element region formed in the semiconductor substrate and outside the element-isolating region and having a metal silicide layer formed on the surface thereof. The ratio of the sum of pattern areas of the real element region and dummy element region occupied in a 1 ?m-square range of interest including the element region is 25% or more.Type: GrantFiled: September 17, 2008Date of Patent: March 1, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hisato Oyamatsu, Kenji Honda