Coating Of Sidewall Patents (Class 438/696)
-
Patent number: 8030218Abstract: Methods for circuit material processing are provided. In at least one such method, a substrate is provided with a plurality of overlying spacers. The spacers have substantially straight inner sidewalls and curved outer sidewalls. An augmentation material is formed on the plurality of spacers such that the inner or the outer sidewalls of the spacers are selectively expanded. The augmentation material can bridge the upper portions of pairs of neighboring inner sidewalls to limit deposition between the inner sidewalls. The augmentation material is selectively etched to form a pattern of augmented spacers having a desired augmentation of the inner or outer sidewalls. The pattern of augmented spacers can then be transferred to the substrate through a series of selective etches such that features formed in the substrate achieve a desired pitch.Type: GrantFiled: March 21, 2008Date of Patent: October 4, 2011Assignee: Micron Technology, Inc.Inventor: Hongbin Zhu
-
Publication number: 20110237081Abstract: Some embodiments include methods of forming memory. A series of photoresist features may be formed over a gate stack, and a placeholder may be formed at an end of said series. The placeholder may be spaced from the end of said series by a gap. A layer may be formed over and between the photoresist features, over the placeholder, and within said gap. The layer may be anisotropically etched into a plurality of first vertical structures along edges of the photoresist features, and into a second vertical structure along an edge of the placeholder. A mask may be formed over the second vertical structure. Subsequently, the first vertical structures may be used to pattern string gates while the mask is used to pattern a select gate. Some embodiments include methods of forming conductive runners, and some embodiments may include semiconductor constructions.Type: ApplicationFiled: June 6, 2011Publication date: September 29, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: David A. Kewley, Brian Cleereman, Stephen W. Russell, Rex Stone, Anthony C. Krauth
-
Patent number: 8026176Abstract: A technique for embedding metal in a microscopic recess provided in the surface of a process object, such as a semiconductor wafer, by plasma sputtering. A film forming step and a diffusion step are alternately performed a plurality of times. The film forming step deposits a small amount of metal film in the recess. The diffusion step moves the deposited metal film towards the bottom portion of the recess. In the film forming step, bias power to be applied to a stage for supporting the wafer is set to a value ensuring that, on the surface of the wafer, the rate of metal deposition due to the drawing-in of metal particles is substantially equal to the rate of the sputter etching by plasma. In the diffusion step, the wafer is maintained at a temperature which permits occurrence of surface diffusion of the metal film deposited in the recess.Type: GrantFiled: February 9, 2007Date of Patent: September 27, 2011Assignee: Tokyo Electron LimitedInventors: Takashi Sakuma, Taro Ikeda, Osamu Yokoyama, Tsukasa Matsuda, Tatsuo Hatano, Yasushi Mizusawa
-
Patent number: 8026136Abstract: Memory cells comprising: a semiconductor substrate having at least two source/drain regions separated by a channel region; a charge-trapping structure disposed above the channel region; and a gate disposed above the charge-trapping structure; wherein the charge-trapping structure comprises a bottom insulating layer, a first charge-trapping layer, and a second charge-trapping layer, wherein an interface between the bottom insulating layer and the substrate has a hydrogen concentration of less than about 3×1011/cm?2, and methods for forming such memory cells.Type: GrantFiled: December 26, 2007Date of Patent: September 27, 2011Assignee: MACRONIX International Co., Ltd.Inventors: Yen-Hao Shih, Min-Ta Wu, Shih-Chin Lee, Jung-Yu Hsieh, Erh-Kun Lai, Kuang Yeu Hsieh
-
Patent number: 8026173Abstract: A phase change memory formed by a plurality of phase change memory devices having a chalcogenide memory region extending over an own heater. The heaters have all a relatively uniform height. The height uniformity is achieved by forming the heaters within pores in an insulator that includes an etch stop layer and a sacrificial layer. The sacrificial layer is removed through an etching process such as chemical mechanical planarization. Since the etch stop layer may be formed in a repeatable way and is common across all the devices on a wafer, considerable uniformity is achieved in heater height. Heater height uniformity results in more uniformity in programmed memory characteristics.Type: GrantFiled: March 13, 2008Date of Patent: September 27, 2011Assignee: STMicroelectronics S.r.l.Inventors: Ilya Karpov, Yudong Kim, Ming Jin, Shyam Prasad Teegapuram, Jinwook Lee
-
Patent number: 8026179Abstract: A patterning method is provided. First, a mask layer and a plurality of first transfer patterns are sequentially formed on a target layer. Thereafter, a plurality of second patterns is formed in the gaps between the first transfer patterns. Afterwards, a plurality of third transfer patterns is formed, wherein each of the third transfer patterns is in a gap between a first transfer pattern and a second transfer pattern adjacent to the first transfer pattern. A portion of the mask layer is then removed, using the first transfer patterns, the second transfer patterns and third transfer patterns as a mask, so as to form a patterned mask layer. Further, a portion of the target layer is removed using the patterned mask layer as a mask.Type: GrantFiled: April 9, 2009Date of Patent: September 27, 2011Assignee: MACRONIX International Co., Ltd.Inventor: Hang-Ting Lue
-
Patent number: 8017027Abstract: A semiconductor fabricating process is provided. First, a substrate is provided. The substrate has thereon a stacked structure and a mask layer disposed on the stacked structure. Thereafter, an oxide layer is formed on a surface of the mask layer and a surface of at least a portion of the stacked structure. Afterwards, a first spacer is formed on a sidewall of the stacked structure. Then, a second spacer is formed on a sidewall of the first spacer. Further, a first etching process is performed to remove the oxide layer on the surface of the mask layer. Thereafter, a second etching process is performed to simultaneously remove the mask layer and the second spacer.Type: GrantFiled: September 2, 2008Date of Patent: September 13, 2011Assignee: Hejian Technology (Suzhou) Co., Ltd.Inventor: Chiu-Te Lee
-
Patent number: 8012811Abstract: A feature is formed in an integrated circuit by providing one or more layers to be patterned, providing a first layer overlying the one or more layers to be patterned, and providing a second layer overlying the first layer. The second layer is patterned to form a raised feature with one or more sidewalls. Subsequently, the first layer is processed such that components of the first layer deposit on the one or more sidewalls of the raised feature to form a mask. The mask is used to pattern the one or more layers to be patterned.Type: GrantFiled: January 3, 2008Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Kuan-Neng Chen, John Christopher Arnold, Niranjana Ruiz
-
Patent number: 8008204Abstract: A method of manufacturing the semiconductor device is provided, which provides a prevention for a “dug” of a silicon substrate caused by the etching in regions except a region for forming a film during a removal of the film with a chemical solution. A method of manufacturing a semiconductor device according to an embodiment of the present invention includes forming a first silicon oxide film on a surface of a silicon substrate or on a surface of a gate electrode when a silicon nitride film for a dummy side wall is etched off, to provide a protection for such surfaces, and then etching a portion of the silicon nitride film with a chemical solution, and then a second oxide film for supplementing a simultaneously-etched portion of the first silicon oxide film is formed, and eventually performing an etching for completely removing the silicon nitride film for the dummy side wall.Type: GrantFiled: September 21, 2007Date of Patent: August 30, 2011Assignee: Renesas Electronics CorporationInventor: Tatsuya Suzuki
-
Publication number: 20110207323Abstract: Vias are formed in a substrate using an etch process that forms an undercut profile below the mask layer. The vias are coated with a conformal insulating layer and an etch process is applied to the structures to remove the insulating layer from horizontal surfaces while leaving the insulating layers on the vertical sidewalls of the vias. The top regions of the vias are protected during the etchback process by the undercut hardmask.Type: ApplicationFiled: February 25, 2010Publication date: August 25, 2011Inventor: Robert Ditizio
-
Patent number: 8003538Abstract: The present invention relates to a method for producing a structure serving as an etching mask on the surface of a substrate. In this case, a first method involves forming a first partial structure on the surface of the substrate, which has structure elements that are arranged regularly and are spaced apart essentially identically. A second method involves forming spacers on the surface of the substrate, which adjoin sidewalls of the structure elements of the first partial structure, cutouts being provided between the spacers. A third method step involves introducing filling material into the cutouts between the spacers, a surface of the spacers being uncovered. A fourth method step involves removing the spacers in order to form a second partial structure having the filling material and having structure elements that are arranged regularly and are spaced apart essentially identically. The structure to be produced is composed of the first partial structure and the second partial structure.Type: GrantFiled: May 5, 2008Date of Patent: August 23, 2011Assignee: Qimonda AGInventors: Christoph Nölscher, Dietmar Temmler, Peter Moll
-
Patent number: 8003518Abstract: A semiconductor device fabrication method including the steps of: forming an interlayer insulating film on a substrate; forming an opening in the interlayer insulating film; forming an alloy layer containing manganese and copper to cover the inner surface of the opening; forming a first copper layer of a material containing primarily copper on the alloy layer to fill the opening; forming, on the first copper layer, a second copper layer of a material containing primarily copper and a higher concentration of oxygen, carbon or nitrogen than the first copper layer; heating the substrate on which the second copper layer has been formed; and removing the second copper layer.Type: GrantFiled: September 24, 2009Date of Patent: August 23, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Masaki Haneda, Noriyoshi Shimizu, Michie Sunayama
-
Publication number: 20110201197Abstract: The present invention provides a method of forming a via hole (9), or a via (7), from a lower side (5) of a substrate (3) for electronic devices towards an upper side (4) of a substrate (3) at least partly through the substrate (3). The method comprises the steps of: etching a first lengthwise portion (1 1) of the via hole (9) and etching a second lengthwise portion (12) of the via hole (9); whereby the first lengthwise portion (11) and the second lengthwise portion (12) substantially form the via hole (9) and a constriction (23) is formed in the via hole (9). The constriction (23) defines an aperture (24) of the via hole (9) and the method further comprises the step of opening the via hole (9) by etching, with the constriction (23) functioning as an etch mask. A via is formed by at least partly filling the via hole with conductive material. A substrate for electronic devices comprising a via is also provided.Type: ApplicationFiled: October 15, 2009Publication date: August 18, 2011Inventors: Peter Nilsson, Jürgen Leib, Robert Thorslund
-
Publication number: 20110198675Abstract: This disclosure relates to a spacer structure of a field effect transistor. An exemplary structure for a field effect transistor includes a substrate; a gate structure that has a sidewall overlying the substrate; a silicide region in the substrate on one side of the gate structure having an inner edge closest to the gate structure; a first oxygen-sealing layer adjoining the sidewall of the gate structure; an oxygen-containing layer adjoining the first oxygen-sealing layer on the sidewall and further including a portion extending over the substrate; and a second oxygen-sealing layer adjoining the oxygen-containing layer and extending over the portion of the oxygen-containing layer over the substrate, wherein an outer edge of the second oxygen-sealing layer is offset from the inner edge of the silicide region.Type: ApplicationFiled: February 16, 2010Publication date: August 18, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jin-Aun NG, Bao-Ru Young, Harry-Hak-Lay Chuang, Ryan Chia-Jen Chen
-
Patent number: 7998870Abstract: A semiconductor device and a method for forming the same are disclosed. The semiconductor device includes a plurality of bit lines having a uniform width on a semiconductor substrate, an active region obliquely arranged to have a predetermined angle with respect to the bit lines, a spacer arranged around the bit lines connected to a center part of the active region. A contact pad is connected to a lower part of the bit lines. The spacer is formed not only at an upper part of sidewalls of the contact pad but also at sidewalls of the bit lines. As a result, a CD of the bit line contact increases, so that a bit line contact patterning margin also increases. A bit line pattern having a uniform width is formed so that a patterning margin increases. A storage electrode contact self-alignment margin increases so that a line-type storage electrode contact margin increases.Type: GrantFiled: June 30, 2009Date of Patent: August 16, 2011Assignee: Hynix Semiconductor Inc.Inventor: Byung Sub Nam
-
Patent number: 7994059Abstract: By forming an additional stressed dielectric material after patterning dielectric liners of different intrinsic stress, a significant increase of performance in transistors may be obtained while substantially not contributing to patterning non-uniformities during the formation of respective contact openings in highly scaled semiconductor devices. The additional dielectric layer may be provided with any type of intrinsic stress, irrespective of the previously selected patterning sequence.Type: GrantFiled: October 2, 2007Date of Patent: August 9, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Ralf Richter, Martin Gerhardt, Martin Mazur, Joerg Hohage
-
Publication number: 20110186970Abstract: A method for manufacturing a semiconductor device comprises: etching a semiconductor substrate to form a plurality of pillars; depositing a first protective film on the sidewalls of the pillar; first etching the semiconductor substrate with the pillar deposited with the first protective film as a mask; forming a first insulating film on the sidewalls of the pillar and the first etched semiconductor substrate; second etching the semiconductor substrate with the pillar including the first insulating film as a mask; forming a second protective film and a second insulating film on the surface of the second etched semiconductor substrate; depositing a barrier film on the sidewalls of the pillar including the second insulating film; and removing the first insulating film, the second insulating film and the barrier film disposed at one sidewall of the pillar to form a contact hole defined by the first protective film and the second protective film.Type: ApplicationFiled: July 20, 2010Publication date: August 4, 2011Applicant: Hynix Semiconductor Inc.Inventor: Min Chul SUNG
-
Patent number: 7989330Abstract: After etching a polysilicon film, when a protective film made of a carbon polymer is formed on a sidewall of the polysilicon film using plasma containing carbons, a metallic material as a lower film is etched using plasma containing a halogen gas under an etching condition in which volatility is improved due to the rise in a wafer temperature or the low pressure of a processing pressure, thereby preventing a side etching and unevenness of a sidewall of the polysilicon film. Further, by using the protective film made of a carbon polymer, metallic substances scattered at the time of etching the metallic material are not directly attached to the polysilicon film, but can be simply removed along with the protective film made of a carbon polymer in an asking step.Type: GrantFiled: July 30, 2009Date of Patent: August 2, 2011Assignee: Hitachi High-Technologies CorporationInventors: Takeshi Shima, Kenichi Kuwabara, Tomoyoshi Ichimaru, Kenji Imamoto
-
Patent number: 7981734Abstract: A manufacturing method of a thin film transistor includes forming a pair of source/drain electrodes on a substrate, such that the source/drain electrodes define a gap therebetween; forming low resistance conductive thin films, which define a gap therebetween, on the source/drain electrodes; and forming an oxide semiconductor thin film layer on upper surface of the low resistance conductive thin films and in the gap defined between the low resistance conductive thin films so that the oxide semiconductor thin film layer functions as a channel. The low resistance conductive thin films and the oxide semiconductor thin film layer are etched so that side surfaces of the resistance conductive thin films and corresponding side surfaces of the oxide semiconductor thin film layer coincide with each other in a channel width direction of the channel. A gate electrode is mounted over the oxide semiconductor thin film layer.Type: GrantFiled: July 8, 2009Date of Patent: July 19, 2011Assignees: Kochi Industrial Promotion Center, Casio Computer Co., Ltd.Inventors: Mamoru Furuta, Takashi Hirao, Hiroshi Furuta, Tokiyoshi Matsuda, Takahiro Hiramatsu, Hiromitsu Ishii, Hitoshi Hokari, Motohiko Yoshida
-
Patent number: 7977248Abstract: In general, in one aspect, a method includes forming a hard mask on a semiconductor substrate. A first resist layer is patterned on the hard mask as a first plurality of lines separated by a first defined pitch. The hard mask is etched to a portion of formed thickness to create a first plurality of fins in alignment with the first plurality of lines and the first resist layer is removed. A second resist layer is patterned on the hard mask as a second plurality of lines separated by a second defined pitch. The second plurality of lines is patterned between the first plurality of lines. The hard mask is etched to the portion of the formed thickness to create a second plurality of fins in alignment with the second plurality of lines. The first plurality of hard mask fins and the second plurality of hard mask fins are interwoven and have same thickness.Type: GrantFiled: December 31, 2007Date of Patent: July 12, 2011Assignee: Intel CorporationInventors: Elliot Tan, Michael K. Harper, James Jeong
-
Patent number: 7968467Abstract: A method for forming patterns in a semiconductor memory device, wherein first spacers arranged at a first spacing and second spacers arranged at a second spacing are formed on a target layer which is formed on a semiconductor substrate. A mask pattern is formed to cover a portion of the target layer defined by the two adjacent second spacers. At least two first patterns and at least one second pattern is formed by patterning the target layer using the first spacers, the second spacers and the mask pattern as an etch mask. Here, the second pattern is wider than the first pattern.Type: GrantFiled: May 13, 2008Date of Patent: June 28, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jae Seung Choi
-
Patent number: 7968466Abstract: A method for fabricating an electron device on a substrate includes the steps of forming a dummy film over the substrate such that the dummy film covers a device region of the substrate and an outer region of the substrate outside the device region, forming a dummy pattern by patterning the dummy film such that the dummy pattern has a first height in the device region and a second height smaller than the first height in the outer region, forming another film over the substrate such that the film covers the dummy pattern in the device region and in the outer region with a shape conformal to a cross-sectional shape of the dummy pattern, and applying an anisotropic etching process acting generally perpendicularly to the substrate such that a surface of the substrate is exposed in the device region and in the outer region.Type: GrantFiled: November 27, 2007Date of Patent: June 28, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Kenji Ishikawa, Hideharu Shido, Takeo Nagata, Teruo Kurahashi, Yasuyoshi Mishima
-
Patent number: 7959818Abstract: A method for forming a fine pattern of a semiconductor device includes forming a photoresist pattern over a semiconductor substrate including an underlying layer. A cross-linking layer is formed on the sidewall of the photoresist pattern. The photoresist pattern is then removed to form a fine pattern comprising the cross-linking layer. The underlying layer is etched using the fine pattern as an etching mask. As a result, the underlying layer has a smaller size than a minimum pitch.Type: GrantFiled: June 29, 2007Date of Patent: June 14, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jae Chang Jung
-
Patent number: 7960206Abstract: As a step in performing a process on a structure, a hole pattern is provided in a thin layer of organic resin masking material formed over the structure to provide a process mask. A processing step is then performed through the openings in the mask, and after a processing step is completed the mask is adjusted by a re-flow process in which the structure is placed into an atmosphere of solvent vapor of a solvent of the mask material. By way of the re-flow process, the mask material softens and re-flows to reduce the size of the openings in the mask causing edges of the surface areas on which the processing step was performed to be covered by the mask for subsequent processing steps.Type: GrantFiled: August 31, 2009Date of Patent: June 14, 2011Assignee: CSG Solar AGInventors: Trevor Lindsay Young, Rhett Evans
-
Publication number: 20110130004Abstract: A method for fabricating a semiconductor device includes forming a plurality of active regions, each having a first sidewall and a second sidewall, by etching a semiconductor substrate, forming an insulation layer on the first sidewall and the second sidewall, forming an etch stop layer filling a portion of each gap between the active regions, forming a recess exposing the insulation layer formed on any one sidewall from among the first sidewall and the second sidewall, and forming a side contact exposing a portion of any one sidewall from among the first sidewall and the second sidewall by selectively removing a portion of the insulation layer.Type: ApplicationFiled: May 11, 2010Publication date: June 2, 2011Inventor: Sang-Oh LEE
-
Publication number: 20110124196Abstract: A method for forming a contact hole of a semiconductor device according to the present invention forms a contact hole which is defined as a new contact hole region (a second contact hole region), between spacers as well as a contact hole defined within the spacer (a first contact hole region) by a spacer patterning technology (SPT). The present invention with this method can help to form a fine contact hole as a double patterning is used, even with one mask.Type: ApplicationFiled: December 30, 2009Publication date: May 26, 2011Applicant: Hynix Semiconductor Inc.Inventor: Byoung Hoon LEE
-
Publication number: 20110117742Abstract: [Object] To provide a plasma processing method capable of maintaining a uniform in-plane distribution from the start to the end of etching by optimizing etching conditions. [Solving Means] In a plasma processing method according to the present invention, the process of etching a substrate (W) having a mask pattern formed on a surface thereof by using plasma formed in a vacuum vessel (21) and the process of forming a protective film on a side wall portion of an etching pattern formed on the substrate (W) by sputtering a target material (30) disposed in the vacuum vessel (21) by using the plasma are alternately repeated. In the plasma processing method, a uniform in-plane distribution is maintained over a time period from the start to the end of plasma processing by changing a radius of a magnetic neutral line (25) in accordance with progress of the plasma processing including the etching processing and the processing of forming a protective film for the substrate (W).Type: ApplicationFiled: March 5, 2009Publication date: May 19, 2011Applicant: ULVAC, INC.Inventors: Yasuhiro Morikawa, Koukou Suu, Takahide Murayama
-
Publication number: 20110117743Abstract: Pitch multiplication is performed using a two step process to deposit spacer material on mandrels. The precursors of the first step react minimally with the mandrels, forming a barrier layer against chemical reactions for the deposition process of the second step, which uses precursors more reactive with the mandrels. Where the mandrels are formed of amorphous carbon and the spacer material is silicon oxide, the silicon oxide is first deposited by a plasma enhanced deposition process and then by a thermal chemical vapor deposition process. Oxygen gas and plasma-enhanced tetraethylorthosilicate (TEOS) are used as reactants in the plasma enhanced process, while ozone and TEOS are used as reactants in the thermal chemical vapor deposition process. The oxygen gas is less reactive with the amorphous carbon than ozone, thereby minimizing deformation of the mandrels caused by oxidation of the amorphous carbon.Type: ApplicationFiled: January 21, 2011Publication date: May 19, 2011Applicant: ROUND ROCK RESEARCH, LLCInventors: Jingyi Bai, Gurtej S. Sandhu, Shuang Meng
-
Patent number: 7943481Abstract: A method of forming fine patterns comprises laminating respective first, second, and third auxiliary layers over an underlying layer, forming first acid diffusion regions spaced apart from each other and each having a first width within the third auxiliary layer, forming second acid diffusion regions spaced apart from each other and each having a second width wider than the first width within the second auxiliary layer, and forming third acid diffusion regions spaced apart from each other and each having a third width narrower than the first width within the first auxiliary layer, forming first auxiliary patterns separated from each other at an interval of the third width, forming second auxiliary patterns on respective first auxiliary patterns and separated from each other at an interval of the second width, and forming third auxiliary patterns on respective second auxiliary patterns and separated from each other at an interval of the first width by removing the first to third acid diffusion regions, respectType: GrantFiled: November 29, 2010Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Dae Woo Kim
-
Patent number: 7943462Abstract: When forming sophisticated high-k metal gate electrode structures in an early manufacturing stage, the dielectric cap layer of the gate electrode structures may be efficiently removed on the basis of a carbon spacer element, which may thus preserve the integrity of the silicon nitride spacer structure. Thereafter, the sacrificial carbon spacer may be removed substantially without affecting other device areas, such as isolation structures, active regions and the like, which may contribute to superior process conditions during the further processing of the semiconductor device.Type: GrantFiled: September 30, 2010Date of Patent: May 17, 2011Assignee: GLOBALFOUNDRIES Inc.Inventors: Sven Beyer, Thilo Scheiper, Jan Hoentschel, Markus Lenski
-
Publication number: 20110111597Abstract: Some embodiments include methods of forming capacitors. Storage nodes are formed within a material. The storage nodes have sidewalls along the material. Some of the material is removed to expose portions of the sidewalls. The exposed portions of the sidewalls are coated with a substance that isn't wetted by water. Additional material is removed to expose uncoated regions of the sidewalls. The substance is removed, and then capacitor dielectric material is formed along the sidewalls of the storage nodes. Capacitor electrode material is then formed over the capacitor dielectric material. Some embodiments include methods of utilizing a silicon dioxide-containing masking structure in which the silicon dioxide of the masking structure is coated with a substance that isn't wetted by water.Type: ApplicationFiled: January 12, 2011Publication date: May 12, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Niraj Rana, Nishant Sinha, Prashant Raghu, Jim Hofmann, Neil Greeley
-
Patent number: 7939448Abstract: A manufacturing method of a semiconductor device includes a first electrode formation step of forming a control gate electrode above a surface of a semiconductor substrate with a control gate insulating film interposed between the control gate electrode and the semiconductor substrate, a step of forming a storage node insulating film on the surface of the semiconductor substrate, and a second electrode formation step of forming a memory gate electrode on a surface of the storage node insulating film. The second electrode formation step includes a step of forming a memory gate electrode layer on the surface of the storage node insulating film, a step of forming an auxiliary film, having an etching rate slower than that of the memory gate electrode layer, on a surface of the memory gate electrode layer, and a step of performing anisotropic etching on the memory gate electrode layer and the auxiliary film.Type: GrantFiled: September 23, 2010Date of Patent: May 10, 2011Assignee: Renesas Electronics CorporationInventors: Tsutomu Okazaki, Motoi Ashida, Hiroji Ozaki, Tsuyoshi Koga, Daisuke Okada
-
Patent number: 7923372Abstract: A method for fabricating a semiconductor device includes forming a plurality of etch mask patterns over an etch target layer, each of the etch mask patterns including a first hard mask, a first pad layer, and a second pad layer, forming spacers on both sidewalls of the etch mask patterns, the spacers including a material substantially the same as that of the first pad layer, forming a second hard mask over the resulting substrate structure until gaps between the etch mask patterns are filled, the second hard mask including a material different from that of the first hard mask but substantially the same as that of the second pad layer, planarizing the second hard mask until the first pad layer is exposed, removing the first pad layer and the spacers, and etching the etch target layer using the remaining first and second hard masks as an etch barrier layer.Type: GrantFiled: December 29, 2006Date of Patent: April 12, 2011Assignee: Hynix Semiconductor Inc.Inventors: Young-Jun Kim, Sang-Wook Park
-
Patent number: 7923373Abstract: Self-assembling materials, such as block copolymers, are used as mandrels for pitch multiplication. The copolymers are deposited over a substrate and directed to self-assemble into a desired pattern. One of the blocks forming the block copolymers is selectively removed. The remaining blocks are used as mandrels for pitch multiplication. Spacer material is blanket deposited over the blocks. The spacer material is subjected to a spacer etch to form spacers on sidewalls of the mandrels. The mandrels are selectively removed to leave free-standing spacers. The spacers may be used as pitch-multiplied mask features to define a pattern in an underlying substrate.Type: GrantFiled: June 4, 2007Date of Patent: April 12, 2011Assignee: Micron Technology, Inc.Inventor: Gurtej Sandhu
-
Patent number: 7923365Abstract: Methods of forming integrated circuit devices include forming a field effect transistor having a gate electrode, a sacrificial spacer on a sidewall of the gate electrode and silicided source/drain regions. The sacrificial spacer is used as an implantation mask when forming highly doped portions of the source/drain regions. The sacrificial spacer is then removed from the sidewall of the gate electrode. A stress-inducing electrically insulating layer, which is configured to induce a net tensile stress (for NMOS transistors) or compressive stress (for PMOS transistors) in a channel region of the field effect transistor, is then formed on the sidewall of the gate electrode.Type: GrantFiled: October 17, 2007Date of Patent: April 12, 2011Assignees: Samsung Electronics Co., Ltd., International Business Machines Corporation, Chartered Semiconductor Manufacturing, Ltd., Infineon Technologies AGInventors: Jun-jung Kim, Sang-jine Park, Min-ho Lee, Thomas W. Dyer, Sunfei Fang, O-sung Kwon, Johnny Widodo
-
Publication number: 20110081781Abstract: A method for manufacturing a semiconductor device includes forming a first stress film covering a first transistor arranged in a first region and a second transistor arranged in a second region on a semiconductor substrate; forming an etching stopper film, which possesses etching characteristics different from etching characteristics of the first stress film, on the first stress film; etching the etching stopper film to selectively leave the etching stopper film at a portion covering a sidewall portion of the first stress film in the first region; removing both the etching stopper film and the first stress film in the second region; and forming a second stress film, which possesses etching characteristics different from the etching characteristics of the etching stopper film, on the semiconductor substrate in such a manner as to cover the second transistor, the first stress film.Type: ApplicationFiled: September 30, 2010Publication date: April 7, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Sergey Pidin
-
Patent number: 7915108Abstract: A method for fabricating a semiconductor device includes forming a device isolation structure in a substrate to define active regions, forming a hard mask pattern to open a region defining an active region pattern and to cover the device isolation structure, forming the active region pattern by selectively recessing the device isolation structure formed in the opened region using the hard mask pattern as an etch barrier, removing the hard mask pattern, forming a gate insulation layer over the substrate to cover at least the active region pattern, and forming a gate electrode over the gate insulation layer to cover at least the active region pattern.Type: GrantFiled: December 28, 2006Date of Patent: March 29, 2011Assignee: Hynix Semiconductor Inc.Inventors: Se-Aug Jang, Hong-Seon Yang, Tae-Hang Ahn
-
Patent number: 7910485Abstract: A method for forming a contact hole in a semiconductor device includes forming an insulation layer over a substrate, forming a hard mask pattern over the insulation layer, forming a first contact hole by partially etching the insulation layer, forming a spacer on sidewalls of the first contact hole, forming a second contact hole to expose the substrate by etching the remaining insulation layer within the first contact hole, forming a third contact hole by horizontally etching the second contact hole, wherein a line width of the third contact hole is wider than that of the first contact hole, and removing the hard mask pattern and the spacer.Type: GrantFiled: December 10, 2007Date of Patent: March 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Hong-Gu Yi
-
Patent number: 7906434Abstract: A semiconductor device manufacturing method includes: depositing a first insulating film and a second insulating film on a substrate sequentially and forming a pattern on the second insulating film; forming a silicon film on the pattern; forming a sidewall made of the silicon film by processing the silicon film until a part of the second insulating film is exposed by use of etch-back; removing the second insulating film; and performing dry etching by use of a fluorocarbon-based gas, to process the first insulating film by using the sidewall as a mask. The processing of the first insulating film includes applying on the substrate a self-bias voltage Vdc that satisfies a relational expression of Vdc<46x?890, where a film thickness of the silicon film that constitutes the sidewall is x nm (19.5?x?22.1).Type: GrantFiled: August 12, 2009Date of Patent: March 15, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Junichi Hashimoto, Mitsuhiro Omura, Yasuyoshi Hyodo, Takamichi Tsuchiya
-
Patent number: 7906433Abstract: A via hole is formed in the interlayer insulating film on a semiconductor substrate, the via hole reaching the bottom of the interlayer insulating film. A filling member fills a lower partial space in the via hole. A wiring trench continuous with the via hole as viewed in plan is formed, the wiring trench reaching partway in a thickness direction. The wiring trench is formed under the condition that an etching rate of the interlayer insulating film is faster than that of the filling member, in such a manner that a height difference between the upper surface of the filling member and the bottom of the wiring trench is half or less than half the maximum size of a plan shape of the via hole. The filling member in the via hole is removed. The inside of the via hole and wiring trench is filled with a conductive member.Type: GrantFiled: September 5, 2006Date of Patent: March 15, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Michio Oryoji, Hisaya Sakai
-
Patent number: 7897516Abstract: Methods for resputtering and plasma etching include an operation of generating an ultra-high density plasma using an ultra-high magnetic field. For example, a plasma density of at least about 1013 electrons/cm3 is achieved by confining a plasma using a magnetic field of at least about 1 Tesla. The ultra-high density plasma is used to create a high flux of low energy ions at the wafer surface. The formed high density low energy plasma can be used to sputter etch a diffusion barrier or a seed layer material in the presence of an exposed low-k dielectric layer. For example, a diffusion barrier material can be etched with a high etch rate to deposition rate (E/D) ratio (e.g., with E/D>2) without substantially damaging an exposed dielectric layer. Resputtering and plasma etching can be performed, for example, in iPVD and in plasma pre-clean tools, equipped with magnets configured for confining a plasma.Type: GrantFiled: May 24, 2007Date of Patent: March 1, 2011Assignee: Novellus Systems, Inc.Inventors: Ronald L. Kinder, Anshu A. Pradhan
-
Publication number: 20110045672Abstract: A method and apparatus for plasma etching a workpiece, such as a semiconductor wafer, including a thin film stack having a top film disposed over a bottom film with an intervening middle film there between. Etch selectivity between the top and bottom films may be as low as between 1:1 and 2:1 and a first carbon-lean gas chemistry is used to etch through the top film, a second carbon-lean gas chemistry is used to etch through the middle film, and the bottom film is etched through by alternating between depositing a polymer passivation on the top film using a carbon-rich gas chemistry and an etching of the bottom film with a third carbon-lean gas chemistry, which may be the same as the first carbon-lean gas chemistry.Type: ApplicationFiled: August 20, 2010Publication date: February 24, 2011Applicant: APPLIED MATERIALS, INC.Inventors: Sunil Srinivasan, Jinhan Choi, Anisul H. Khan
-
Publication number: 20110039389Abstract: Provided is a manufacturing method of a semiconductor device, the manufacturing method including forming a first thin film on a substrate; forming a second thin film, which is different from the first thin film, on the first thin film; forming a sacrificial film, which is a film different from the second thin film, on the second thin film; forming a sacrificial film pattern by processing the sacrificial film into a pattern having desired intervals through etching; coating a silicon oxide film on the sacrificial film pattern by intermittently supplying a silicon-containing precursor and an oxygen-containing gas onto the substrate; forming sidewall spacers on the sidewalls of the sacrificial film by etching the silicon oxide film; removing the sacrificial film; and processing the first film and the second film by using the sidewall spacers as a mask.Type: ApplicationFiled: August 6, 2010Publication date: February 17, 2011Applicant: TOKYO ELECTRON LIMITEDInventors: Koji YAMASHITA, Yasushi AKASAKA
-
Patent number: 7886437Abstract: A method of forming an isolated electrically conductive contact through a metal substrate by creating at least one via through the substrate. The at least one sidewall of the via is cleaned and coated with a non-conductive layer. In one example, the non-conductive layer is formed by anodizing the sidewall(s) of the via. In another example, the non-conductive layer may be formed by thin film deposition of a dielectric on the sidewall(s). An electrically conductive filler is then placed into the via. In the examples disclosed, the filler may be a conductive ink or a conductive epoxy.Type: GrantFiled: May 25, 2007Date of Patent: February 15, 2011Assignee: Electro Scientific Industries, Inc.Inventors: Michael Nashner, Jeff Howerton
-
Publication number: 20110034020Abstract: Methods for forming semiconductor structures using selectively-formed sidewall spacers are provided. One method comprises forming a first structure and a second structure. The second structure has a height that is greater than the first structure's height. A first sidewall spacer-forming material is deposited overlying the first structure and the second structure. A second sidewall spacer-forming material is deposited overlying the first sidewall spacer-forming material. A composite spacer is formed about the second structure, the composite spacer comprising the first sidewall spacer-forming material and the second sidewall spacer-forming material. The second sidewall spacer-forming material is removed from the first structure and the first sidewall spacer-forming material is removed from the first structure.Type: ApplicationFiled: August 5, 2009Publication date: February 10, 2011Applicant: GLOBALFOUNDRIES INC.Inventor: Frank Scott JOHNSON
-
Patent number: 7884022Abstract: Pitch multiplication is performed using a two step process to deposit spacer material on mandrels. The precursors of the first step react minimally with the mandrels, forming a barrier layer against chemical reactions for the deposition process of the second step, which uses precursors more reactive with the mandrels. Where the mandrels are formed of amorphous carbon and the spacer material is silicon oxide, the silicon oxide is first deposited by a plasma enhanced deposition process and then by a thermal chemical vapor deposition process. Oxygen gas and plasma-enhanced tetraethylorthosilicate (TEOS) are used as reactants in the plasma enhanced process, while ozone and TEOS are used as reactants in the thermal chemical vapor deposition process. The oxygen gas is less reactive with the amorphous carbon than ozone, thereby minimizing deformation of the mandrels caused by oxidation of the amorphous carbon.Type: GrantFiled: January 19, 2007Date of Patent: February 8, 2011Assignee: Round Rock Research, LLCInventors: Jingyi Bai, Gurtej S Sandhu, Shuang Meng
-
Publication number: 20110024805Abstract: A spacer structure in sophisticated semiconductor devices is formed on the basis of a high-k dielectric material, which provides superior etch resistivity compared to conventionally used silicon dioxide liners. Consequently, a reduced thickness of the etch stop material may nevertheless provide superior etch resistivity, thereby reducing negative effects, such as dopant loss in the drain and source extension regions, creating a pronounced surface topography and the like, as are typically associated with conventional spacer material systems.Type: ApplicationFiled: July 27, 2010Publication date: February 3, 2011Inventors: Thorsten Kammler, Ralf Richter, Markus Lenski, Gunter Grasshoff
-
Publication number: 20110014791Abstract: Methods for fabricating FinFET structures having gate structures of different gate widths are provided. The methods include the formation of sidewall spacers of different thicknesses to define gate structures of the FinFET structures with different gate widths. The width of a sidewall spacer is defined by the height of the structure about which the sidewall spacer is formed, the thickness of the sidewall spacer material layer from which the spacer is formed, and the etch parameters used to etch the sidewall spacer material layer. By forming structures of varying height, forming the sidewall spacer material layer of varying thickness, or a combination of these, sidewall spacers of varying width can be fabricated and subsequently used as an etch mask so that gate structures of varying widths can be formed simultaneously.Type: ApplicationFiled: September 27, 2010Publication date: January 20, 2011Applicant: GLOBALFOUNDRIES INC.Inventors: Frank S. JOHNSON, Richard T. SCHULTZ
-
Patent number: 7867402Abstract: A method realizes a multispacer structure including an array of spacers having same height. The method includes realizing, on a substrate, a sacrificial layer of a first material; b) realizing, on the sacrificial layer, a sequence of mask spacers obtained by SnPT, which are alternately obtained in at least two different materials; c) chemically etching one of the two different materials with selective removal of the mask spacers of this etched material and partial exposure of the sacrificial layer; d) chemically and/or anisotropically etching the first material with selective removal of the exposed portions of the sacrificial layer; e) chemically etching the other one of the two different materials with selective removal of the mask spacers of this etched material and obtainment of the multispacer structure.Type: GrantFiled: October 5, 2006Date of Patent: January 11, 2011Assignee: STMicroelectronics S.r.l.Inventors: Danilo Mascolo, Gianfranco Cerofolini
-
Patent number: 7862731Abstract: To form an isolation structure in a semiconductor substrate, at least two trenches are formed with a rib therebetween in the semiconductor substrate, and then the semiconductor material in the area of the trenches and particularly the rib is converted to an electrically insulating material. For example, this is accomplished by thermal oxidation of silicon semiconductor material of the rib.Type: GrantFiled: September 12, 2003Date of Patent: January 4, 2011Assignee: Conti Temic microelectronic GmbHInventors: Matthias Aikele, Albert Engelhardt, Marcus Frey, Bernhard Schmid, Helmut Seidel