Vapor Phase Etching (i.e., Dry Etching) Patents (Class 438/706)
-
Patent number: 10727080Abstract: Methods are described herein for etching tantalum-containing films with various potential additives while still retaining other desirable patterned substrate portions. The methods include exposing a tantalum-containing film to a chlorine-containing precursor (e.g. Cl2) with a concurrent plasma. The plasma-excited chlorine-containing precursor selectively etches the tantalum-containing film and other industrially-desirable additives. Chlorine is then removed from the substrate processing region. A hydrogen-containing precursor (e.g. H2) is delivered to the substrate processing region (also with plasma excitation) to produce a relatively even and residue-free tantalum-containing surface. The methods presented remove tantalum while retaining materials elsewhere on the patterned substrate.Type: GrantFiled: May 7, 2018Date of Patent: July 28, 2020Assignee: Applied Materials, Inc.Inventors: Xikun Wang, Naomi Yoshida, Soumendra N. Barman, Nitin K. Ingle
-
Patent number: 10707089Abstract: A microelectronic device includes a metal layer on a first dielectric layer. An etch stop layer is disposed over the metal layer and on the dielectric layer directly adjacent to the metal layer. The etch stop layer includes a metal oxide, and is less than 10 nanometers thick. A second dielectric layer is disposed over the etch stop layer. The second dielectric layer is removed from an etched region which extends down to the etch stop layer. The etched region extends at least partially over the metal layer. In one version of the microelectronic device, the etch stop layer may extend over the metal layer in the etched region. In another version, the etch stop layer may be removed in the etched region. The microelectronic device is formed by etching the second dielectric layer using a plasma etch process, stopping on the etch stop layer.Type: GrantFiled: March 27, 2018Date of Patent: July 7, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sebastian Meier, Michael Hans Enzelberger-Heim, Reiner Port
-
Patent number: 10707086Abstract: Embodiments described herein relate to apparatus and methods for performing electron beam reactive plasma etching (EBRPE). In one embodiment, an apparatus for performing EBRPE processes includes an electrode formed from a material having a high secondary electron emission coefficient. In another embodiment, methods for etching a substrate include generating a plasma and bombarding an electrode with ions from the plasma to cause the electrode to emit electrons. The electrons are accelerated toward a substrate to induce etching of the substrate.Type: GrantFiled: January 3, 2019Date of Patent: July 7, 2020Assignee: Applied Materials, Inc.Inventors: Yang Yang, Kartik Ramaswamy, Kenneth S. Collins, Steven Lane, Gonzalo Monroy, Lucy Zhiping Chen, Yue Guo
-
Patent number: 10685829Abstract: A substrate processing method includes a liquid film forming step of forming a liquid film of the low surface tension liquid, an opening-forming step of forming an opening in the center region of the liquid film, a liquid film removal step of removing the liquid film from the upper surface of the substrate by widening the opening, a low surface tension liquid supply step of supplying a low surface tension liquid toward a first liquid landing point which is set on the outside of the opening, a hydrophobic agent supply step of supplying a hydrophobic agent toward a second liquid landing point which is set on the outside of the opening and further from the opening than the first liquid landing point, and a liquid landing point moving step of moving the first liquid landing point and the second liquid landing point so as to follow widening of the opening.Type: GrantFiled: August 30, 2017Date of Patent: June 16, 2020Assignee: SCREEN Holdings Co., Ltd.Inventors: Taiki Hinode, Sadamu Fujii, Rei Takeaki
-
Patent number: 10672622Abstract: An etching method includes loading, first and second supplying, removing and etching steps. In the loading step, a target object is loaded into a chamber. In the first supply step, a first gas containing carbon, hydrogen and fluorine is supplied into the chamber. In the modification step, plasma of the first gas is generated to modify a surface of a mask film and a surface of an organic film which is not covered with the mask film. In the second supply step, a second gas for etching the organic film is supplied into the chamber. In the removal step, a modified layer formed on the surface of the organic film is removed by applying a first high frequency bias power. In the etching step, the organic film below the modified layer is etched by applying a second high frequency bias power lower than the first high frequency bias power.Type: GrantFiled: August 29, 2018Date of Patent: June 2, 2020Assignee: TOKYO ELECTRON LIMITEDInventors: Yusuke Shimizu, Akinori Kitamura, Masahiko Takahashi
-
Patent number: 10665516Abstract: The present invention relates to an etching method including a reaction layer forming step of forming a reaction layer by adsorption of a gas on a surface of an etching target material, a desorption step of desorbing the reaction layer after the reaction layer forming step, and a removal step of removing the reaction layer or a deposited film, characterized in that the surface of the etching target material is etched by the reaction layer forming step and the desorption step.Type: GrantFiled: August 30, 2017Date of Patent: May 26, 2020Assignee: Hitachi High-Technologies CorporationInventors: Miyako Matsui, Kenichi Kuwahara, Naoki Yasui, Masaru Izawa, Tatehito Usui, Takeshi Ohmori
-
Patent number: 10629446Abstract: A substrate treatment method capable of obtaining a flat processing target film. Molecules of an HF gas are adsorbed onto a corner SiO2 layer remaining in a corner portion of a groove of a wafer subjected to an oxide film removal process. An excess HF gas is discharged. An NH3 gas is supplied toward the corner SiO2 layer onto which the molecules of the HF gas are adsorbed. AFS is formed by reacting the corner SiO2 layer, the HF gas and the NH3 gas with each other. The AFS is sublimated and removed.Type: GrantFiled: October 14, 2016Date of Patent: April 21, 2020Assignee: TOKYO ELECTRON LIMITEDInventors: Masahiko Tomita, Hiroyuki Takahashi
-
Patent number: 10622269Abstract: The present invention relates to an etching method including a reaction layer forming step of forming a reaction layer by adsorption of a gas on a surface of an etching target material, a desorption step of desorbing the reaction layer after the reaction layer forming step, and a removal step of removing the reaction layer or a deposited film, characterized in that the surface of the etching target material is etched by the reaction layer forming step and the desorption step.Type: GrantFiled: August 30, 2017Date of Patent: April 14, 2020Assignee: Hitachi High-Technologies CorporationInventors: Miyako Matsui, Kenichi Kuwahara, Naoki Yasui, Masaru Izawa, Tatehito Usui, Takeshi Ohmori
-
Patent number: 10607899Abstract: An apparatus for and methods of repairing and manufacturing integrated circuits using the apparatus. The apparatus, comprising: a vacuum chamber containing: a movable stage configured to hold a substrate; an inspection and analysis probe; a heat source; a gas injector; and a gas manifold connecting multiple gas sources to the gas injector.Type: GrantFiled: January 3, 2017Date of Patent: March 31, 2020Assignee: International Business Machines CorporationInventors: Shawn A. Adderly, Jeffrey P. Gambino, Eric A. Joseph, Anthony C. Speranza
-
Patent number: 10607851Abstract: Various embodiments comprise methods of selectively etching oxides over nitrides in a vapor-etch cyclic process. In one embodiment, the method includes, in a first portion of the vapor-etch cyclic process, exposing a substrate having oxide features and nitride features formed thereon to selected etchants in a vapor-phase chamber; transferring the substrate to a post-etch heat treatment chamber; and heating the substrate to remove etchant reaction products from the substrate. In a second portion of the vapor-etch cyclic process, the method continues with transferring the substrate from the post-etch heat treatment chamber to the vapor-phase chamber; exposing the substrate to the selected etchants in the vapor-phase chamber; transferring the substrate to the post-etch heat treatment chamber; and heating the substrate to remove additional etchant reaction products from the substrate. Apparatuses for performing the method and additional methods are also disclosed.Type: GrantFiled: August 25, 2017Date of Patent: March 31, 2020Assignee: Micron Technology, Inc.Inventors: Andrew L. Li, Prashant Raghu, Sanjeev Sapra, Rita J. Klein, Sanh D. Tang, Sourabh Dhir
-
Patent number: 10529582Abstract: A plasma etching method includes performing a plasma etching using a gas containing C2F4. An emission intensity of CF2 is equal to or more than 3.5 times an emission intensity of C2 while generating plasma.Type: GrantFiled: March 1, 2018Date of Patent: January 7, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Mitsunari Horiuchi
-
Patent number: 10522464Abstract: A method includes receiving a substrate having a substrate feature; forming a first material layer over the substrate and in physical contact with the substrate feature; forming an etch mask over the first material layer; and applying a dynamic-angle (DA) plasma etching process to the first material layer through the etch mask to form a first material feature. Plasma flux of the DA plasma etching process has an angle of incidence with respect to a normal of the first material layer and the angle of incidence changes in a dynamic mode during the DA plasma etching process.Type: GrantFiled: October 4, 2017Date of Patent: December 31, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Ming Chang, Chih-Tsung Shih
-
Patent number: 10517178Abstract: A method for producing a via-filled substrate includes a metal film forming step of forming a metal film containing an active metal on a hole part wall surface of an insulating substrate having a hole part, a filling step of filling a conductor paste having a volume change rate before and after firing of ?10 to 20% in the hole part in which the metal film is formed, and a firing step of firing the insulating substrate in which the conductor paste is filled.Type: GrantFiled: September 21, 2016Date of Patent: December 24, 2019Assignee: Mitsuboshi Belting Ltd.Inventors: Osamu Mamezaki, Yoko Hayashi
-
Patent number: 10468282Abstract: Embodiments of the present invention provide an apparatus for transferring substrates and confining a processing environment in a chamber. One embodiment of the present invention provides a hoop assembly for using a processing chamber. The hoop assembly includes a confinement ring defining a confinement region therein, and three or more lifting fingers attached to the hoop. The three or more lifting fingers are configured to support a substrate outside the inner volume of the confinement ring.Type: GrantFiled: April 26, 2018Date of Patent: November 5, 2019Assignee: APPLIED MATERIALS, INC.Inventors: Jared Ahmad Lee, Martin Jeff Salinas, Paul B. Reuter, Imad Yousif, Aniruddha Pal
-
Patent number: 10468268Abstract: There is provided an etching method for etching an object to be processed by using a substrate processing apparatus including a process chamber including a first electrode and a second electrode disposed opposite to the first electrode to receive the object to be processed thereon. The etching method includes a process of removing at least one of a first polymer and a second polymer by etching the object to be processed on which a pattern of the first polymer and the second polymer is formed by phase separation of a block copolymer containing the first polymer and the second polymer at a temperature lower than or equal to 10 degrees C. by using plasma of a process gas.Type: GrantFiled: August 18, 2014Date of Patent: November 5, 2019Assignee: Tokyo Electron LimitedInventor: Ryoichi Yoshida
-
Patent number: 10453811Abstract: A method of manufacturing a semiconductor structure. The method includes depositing a conductive material over a substrate, and removing a portion of the conductive material to form a conductive structure having a barrel shape. A width of a body portion of the conductive structure is greater than a width of an upper portion and a width of a bottom portion of the conductive structure.Type: GrantFiled: May 1, 2017Date of Patent: October 22, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-An Lin, Alan Kuo, C. C. Chang, Yu-Lung Shih
-
Patent number: 10273142Abstract: The present disclosure provides a structure. The structure comprises a cavity enclosed by a first substrate and a second substrate opposite to the first substrate. The structure also includes a movable membrane in the cavity. Further, the structure includes a mesa in the cavity and the mesa is protruded from a surface of the first substrate. In addition, the structure includes a dielectric layer over the mesa, wherein the dielectric layer includes a first surface in contact with the mesa and a second surface opposite to the first surface is positioned toward the cavity.Type: GrantFiled: November 21, 2017Date of Patent: April 30, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yuan-Chih Hsieh, Hsing-Lien Lin, Jung-Huei Peng, Yi-Chien Wu
-
Patent number: 10262862Abstract: The present disclosure provides a method of forming fine interconnection for semiconductor devices. The method includes the following steps: A substrate is provided. A first core layer is formed over the substrate. The first core layer includes a base portion, a plurality of extending line portions extending from the base portion along a first direction, and a plurality of isolated line portions isolated from the base portion. Subsequently, a spacer is formed on the sidewalls of the first core layer. A second core layer is then formed to over the substrate. The second core layer includes a plurality of surrounding line portions surrounding the plurality of isolated line portions, and includes a plurality of enclosed line portions enclosed by the plurality of extending line portions. The spacer is removed to form a plurality of openings between the first core layer and the second core layer.Type: GrantFiled: February 12, 2018Date of Patent: April 16, 2019Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chiang-Lin Shih, Shing-Yih Shih
-
Patent number: 10229837Abstract: A method for performing atomic layer etching (ALE) on a substrate is provided, including the following operations: performing a surface modification operation on a substrate surface, the surface modification operation configured to convert at least one monolayer of the substrate surface to a modified layer, wherein a bias voltage is applied during the surface modification operation, the bias voltage configured to control a depth of the substrate surface that is converted by the surface modification operation; performing a removal operation on the substrate surface, the removal operation configured to remove at least a portion of the modified layer from the substrate surface, wherein removing the portion of the modified layer is effected via a ligand exchange reaction that is configured to volatilize the portion of the modified layer. A plasma treatment can be performed to remove residues from the substrate surface following the removal operation.Type: GrantFiled: June 6, 2017Date of Patent: March 12, 2019Assignee: Lam Research CorporationInventors: Andreas Fischer, Thorsten Lill, Richard Janek
-
Patent number: 10199223Abstract: An etch stop layer comprises a metal oxide comprising a metal selected from the group consisting of metals of Group 4 of the periodic table, metals of Group 5 of the periodic table, metals of Group 6 of the periodic table, and yttrium. The metal oxide forms exceptionally thin layers that are resistant to ashing and HF exposure. Subjecting the etch stop layer to both ashing and HF etch processes removes less than 0.3 nm of the thickness of the etch stop layer, and more preferably less than 0.25 nm. The etch stop layer may be thin and may have a thickness of about 0.5-2 nm. In some embodiments, the etch stop layer comprises tantalum oxide (TaO).Type: GrantFiled: January 24, 2017Date of Patent: February 5, 2019Assignee: ASM IP HOLDING B.V.Inventors: Dieter Pierreux, Werner Knaepen, Bert Jongbloed
-
Patent number: 10192918Abstract: An image sensor includes a substrate having a pixel region and a periphery region. The image sensor further includes a first isolation structure formed in the pixel region; the first isolation structure including a first trench having a first depth. The image sensor further includes a second isolation structure formed in the periphery region; the second isolation structure including a second trench having a second depth. The second depth is greater than the first depth.Type: GrantFiled: October 19, 2015Date of Patent: January 29, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jeng-Shyan Lin, Dun-Nian Yaung, Jen-Cheng Liu, Chun-Chieh Chuang, Volume Chien
-
Patent number: 10090168Abstract: The present invention is a plasma etching method comprising subjecting a silicon-containing film to plasma etching using a process gas, the process gas comprising a linear saturated fluorohydrocarbon compound represented by a formula (1), and a gaseous fluorine-containing compound (excluding the compound represented by the formula (1)) that functions as a fluorine radical source under plasma etching conditions, wherein x represents 3 or 4, y represents an integer from 5 to 9, and z represents an integer from 1 to 3. The present invention provides a plasma etching method that can selectively etch the silicon-containing film with respect to the mask, and form a hole or a trench having a good shape within a short time.Type: GrantFiled: January 19, 2016Date of Patent: October 2, 2018Assignee: ZEON CORPORATIONInventor: Hirotoshi Inui
-
Patent number: 10043668Abstract: Methods for preparing a patterned directed self-assembly layer generally include providing a substrate having a block copolymer layer including a first phase-separated polymer defining a first pattern in the block copolymer layer and a second phase-separated polymer defining a second pattern in the block copolymer layer. The block polymer layer is exposed to a gas pulsing carbon monoxide polymer. The gas pulsing is configured to provide multiple cycles of an etching plasma and a deposition plasma to selectively remove the second pattern of the second phase-separated polymer while leaving behind the first pattern of the first phase-separated polymer on the substrate.Type: GrantFiled: December 12, 2017Date of Patent: August 7, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sebastian U. Engelmann, Ashish V. Jagtiani, Hiroyuki Miyazoe, Hsinyu Tsai
-
Patent number: 10032604Abstract: Embodiments of an apparatus having an improved coil antenna assembly with a remote plasma source and an electron beam generation system that can provide enhanced plasma in a processing chamber. In one embodiment, a plasma processing chamber includes a chamber body, a lid enclosing an interior volume of the chamber body, a substrate support disposed in the interior volume, a dual inductively coupled source including a coil antenna assembly coupled to the chamber body through the lid, and a remote plasma source coupled to the chamber body through the lid.Type: GrantFiled: December 14, 2015Date of Patent: July 24, 2018Assignee: APPLIED MATERIALS, INC.Inventor: Rajinder Dhindsa
-
Patent number: 10014225Abstract: One aspect of the present disclosure is a method of fabricating metal gate by forming a silicon-nitride layer (SiN) over a dummy gate at a second metal gate type transistor region (e.g. NMOS) avoid dummy gate loss during a CMP process for a PMOS gate. The method can comprise after performing a patterning process to remove hard masks at PMOS and NMOS regions, forming a SiN layer over the NMOS region; performing a patterning process to open the PMOS region and filling gate materials in the PMOS region; performing a CMP to polish a top surface of PMOS such that the polishing stops at SiN. In this way, dummy gate loss can be reduced during the first aluminum CMP step and thus can reduce initial height of dummy gate as compared to the convention method, and improve the filling process of the dummy gate as compared to the conventional method.Type: GrantFiled: February 10, 2017Date of Patent: July 3, 2018Assignee: SHANGHAI HUALI MICROELECTRONICS CORPORATIONInventor: Yu Bao
-
Patent number: 9991128Abstract: Methods and apparatus for etching substrates using self-limiting reactions based on removal energy thresholds determined by evaluating the material to be etched and the chemistries used to etch the material involve flow of continuous plasma. Process conditions permit controlled, self-limiting anisotropic etching without alternating between chemistries used to etch material on a substrate. A well-controlled etch front allows a synergistic effect of reactive radicals and inert ions to perform the etching, such that material is etched when the substrate is modified by reactive radicals and removed by inert ions, but not etched when material is modified by reactive radicals but no inert ions are present, or when inert ions are present but material is not modified by reactive radicals.Type: GrantFiled: January 31, 2017Date of Patent: June 5, 2018Assignee: LAM RESEARCH CORPORATIONInventors: Zhongkui Tan, Yiting Zhang, Ying Wu, Qing Xu, Qian Fu, Yoko Yamaguchi, Lin Cui
-
Patent number: 9991134Abstract: Systems, chambers, and processes are provided for controlling process defects caused by moisture contamination. The systems may provide configurations for chambers to perform multiple operations in a vacuum or controlled environment. The chambers may include configurations to provide additional processing capabilities in combination chamber designs. The methods may provide for the limiting, prevention, and correction of aging defects that may be caused as a result of etching processes performed by system tools.Type: GrantFiled: April 7, 2014Date of Patent: June 5, 2018Assignee: Applied Materials, Inc.Inventors: Anchuan Wang, Xinglong Chen, Zihui Li, Hiroshi Hamana, Zhijun Chen, Ching-Mei Hsu, Jiayin Huang, Nitin K. Ingle, Dmitry Lubomirsky, Shankar Venkataraman, Randhir Thakur
-
Patent number: 9947527Abstract: A method of manufacturing a semiconductor device according to the invention includes the step S1 of cleaning the silicon carbide substrate 1 surface, the step S2 of bringing a material gas into a plasma and irradiating the atoms contained in the material gas to silicon carbide substrate 1 for growing silicon nitride film 2 on silicon carbide substrate 1, the step S3 of depositing silicon oxide film 3 on silicon nitride film 2 by the ECR plasma CVD method, and the step S4 of annealing silicon carbide substrate 1 including silicon nitride film 2 and silicon oxide film 3 formed thereon in a nitrogen atmosphere. By the method of manufacturing a semiconductor device according to the invention, a semiconductor device that exhibits excellent interface properties including an interface state density and a flat band voltage is obtained.Type: GrantFiled: May 21, 2012Date of Patent: April 17, 2018Assignees: FUJI ELECTRIC CO., LTD., KYUSHU UNIVERSITY, NATIONAL UNIVERSITY CORPORATIONInventors: Hiroshi Nakashima, Haigui Yang, Hitoshi Sumida
-
Patent number: 9922842Abstract: A method for heat treatment of a plurality of semiconductor wafers horizontally placed on a supporting member coated with SiC in a vertical heat treatment furnace includes performing heat treatments while switching the supporting member and a heat treatment condition such that the supporting member is continuously used in a heat treatment under either one of a first condition and a second condition for a certain period of time and then continuously used in a heat treatment under the other condition for a certain period of time, wherein the heat treatment under the first condition is performed at 1000° C. or higher in an atmosphere containing a rare gas and not containing oxygen, and the heat treatment under the second condition is performed at 1000° C. or higher in an atmosphere containing oxygen and not containing a rare gas. As a result, slip dislocation can be inhibited.Type: GrantFiled: October 27, 2014Date of Patent: March 20, 2018Assignee: SHIN-ETSU HANDOTAI CO., LTD.Inventor: Masahiro Kato
-
Patent number: 9922803Abstract: The invention provides a plasma processing device, wherein the upper electrode and the lower electrode are in the vacuum chamber. The chip is placed in the lower electrode. The first plate is placed between the upper electrode and the lower electrode, and the first plate includes a plurality of first voids. The second plate is placed between the first plate and the lower electrode, and the second plate includes a plurality of second voids. The high frequency power is provided by the upper electrode and the lower electrode in the vacuum chamber, and the plasma is generated between the third plate and the upper electrode. The plasma is filtered by the third void, the first void, and the second void.Type: GrantFiled: October 17, 2012Date of Patent: March 20, 2018Assignee: CHANG GUNG UNIVERSITYInventors: Chi-Hsien Huang, Chao-Sung Lai, Chien Chou, Chu-Fa Chan
-
Patent number: 9919916Abstract: A method of forming microneedles where through a series of coating and etching processes microneedles are formed from a surface as an array. The microneedles have a bevelled end and bore which are formed as part of the process with no need to use a post manufacturing process to finish the microneedle.Type: GrantFiled: October 15, 2014Date of Patent: March 20, 2018Assignee: Semitechnologies LlimitedInventors: Yufei Lui, Owen Guy
-
Patent number: 9893215Abstract: A solar cell with a dielectric double layer and also a method for the manufacture thereof are described. A first dielectric layer (3), which contains aluminum oxide or consists of aluminum oxide, and a second, hydrogen-containing dielectric layer (5) are produced by means of atomic layer deposition, allowing very good passivation of the surface of solar cells to be achieved.Type: GrantFiled: November 6, 2008Date of Patent: February 13, 2018Assignees: HANWHA Q CELLS CO., LTD, SOLARWORLD INDUSTRIES GMBHInventors: Jan Schmidt, Bram Hoex
-
Patent number: 9842843Abstract: In a method of manufacturing an SRAM device, an insulating layer is formed over a substrate. First dummy patterns are formed over the insulating layer. Sidewall spacer layers, as second dummy patterns, are formed on sidewalls of the first dummy patterns. The first dummy patterns are removed, thereby leaving the second dummy patterns over the insulating layer. After removing the first dummy patterns, the second dummy patterns are divided. A mask layer is formed over the insulating layer and between the divided second dummy patterns. After forming the mask layer, the divided second dummy patterns are removed, thereby forming a hard mask layer having openings that correspond to the patterned second dummy patterns. The insulating layer is formed by using the hard mask layer as an etching mask, thereby forming via openings in the insulating layer. A conductive material is filled in the via openings, thereby forming contact bars.Type: GrantFiled: December 3, 2015Date of Patent: December 12, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon Jhy Liaw
-
Patent number: 9786664Abstract: A dual gate CMOS structure including a semiconductor substrate; a first channel structure including a first semiconductor material and a second channel structure including a second semiconductor material on the substrate. The first semiconductor material including SixGe1-x where x=0 to 1 and the second semiconductor material including a group III-V compound material. A first gate stack on the first channel structure includes: a first native oxide layer as an interface control layer, the first native oxide layer comprising an oxide of the first semiconductor material; a first high-k dielectric layer; a first metal gate layer. A second gate stack on the second channel structure includes a second high-k dielectric layer; a second metal gate layer. The interface between the second channel structure and the second high-k dielectric layer is free of any native oxides of the second semiconductor material.Type: GrantFiled: February 10, 2016Date of Patent: October 10, 2017Assignee: International Business Machines CorporationInventors: Lukas Czornomaz, Veeresh Vidyadhar Deshpande, Vladimir Djara, Jean Fompeyrine
-
Patent number: 9768029Abstract: A method of forming a semiconductor device is disclosed. A substrate having a dielectric layer thereon is provided. The dielectric layer has a gate trench therein and a gate dielectric layer is formed on a bottom of the gate trench. A work function metal layer and a top barrier layer are sequentially formed in the gate trench. A treatment is performed to the top barrier layer so as to form a silicon-containing top barrier layer. A low-resistivity metal layer is formed in the gate trench.Type: GrantFiled: May 31, 2016Date of Patent: September 19, 2017Assignee: United Microelectronics Corp.Inventors: Chun-Hsien Lin, Min-Hsien Chen
-
Patent number: 9721803Abstract: In one embodiment of the present invention, an etching method for a substrate to be processed comprises: (a1) a step in which etchant gas is supplied into a processing container than accommodates a substrate to be processed; (b1) a step in which the inside of the processing container is evacuated; (c1) a step in which a noble gas is supplied into the processing container; and (d1) a step in which microwaves are supplied into the processing container so as to excite the plasma of the noble gas inside the processing container. The sequential process including the step of supplying the etchant of supplying the etchant gas, the evacuating step, the step of supplying the noble gas, and the step of exciting the plasma of the noble gas may be repeated.Type: GrantFiled: April 10, 2013Date of Patent: August 1, 2017Assignee: TOKYO ELECTRON LIMITEDInventor: Hiroyuki Takaba
-
Patent number: 9704974Abstract: A process of manufacturing a Fin-FET device, and the process includes following steps. An active fin structure and a dummy fin structure are formed from a substrate, and an isolation layer is covered over the active fin structure and the dummy fin structure. Then, the isolation layer above the dummy fin structure is removed, and the dummy fin structure is selectively etched, which a selective ratio of the dummy fin structure to the isolation layer is over 8.Type: GrantFiled: April 16, 2015Date of Patent: July 11, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Wei Chang, An-Shen Chang, Eric Chih-Fang Liu, Ryan Chia-Jen Chen, Chia-Tai Lin, Chih-Tang Peng
-
Patent number: 9698013Abstract: Trenches (and processes for forming the trenches) are provided that reduce or prevent crystaline defects in selective epitaxial growth of type III-V or Germanium (Ge) material (e.g., a “buffer” material) from a top surface of a substrate material. The defects may result from collision of selective epitaxial sidewall growth with oxide trench sidewalls. Such trenches include (1) a trench having sloped sidewalls at an angle of between 40 degrees and 70 degrees (e.g., such as 55 degrees) with respect to a substrate surface; and/or (2) a combined trench having an upper trench over and surrounding the opening of a lower trench (e.g., the lower trench may have the sloped sidewalls, short vertical walls, or tall vertical walls). These trenches reduce or prevent defects in the epitaxial sidewall growth where the growth touches or grows against vertical sidewalls of a trench it is grown in.Type: GrantFiled: September 4, 2013Date of Patent: July 4, 2017Assignee: Intel CorporationInventors: Niloy Mukherjee, Niti Goel, Sanaz K. Gardner, Pragyansri Pathi, Matthew V. Metz, Sansaptak Dasgupta, Seung Hoon Sung, James M. Powers, Gilbert Dewey, Benjamin Chu-Kung, Jack T. Kavalieros, Robert S. Chau
-
Patent number: 9653291Abstract: Native oxides and residue are removed from surfaces of a substrate by performing a multiple-stage native oxide cleaning process. In one example, the method for removing native oxides from a substrate includes supplying a first gas mixture including an inert gas onto a surface of a material layer disposed on a substrate into a first processing chamber, wherein the material layer is a III-V group containing layer for a first period of time, supplying a second gas mixture including an inert gas and a hydrogen containing gas onto the surface of the material layer for a second period of time, and supplying a third gas mixture including a hydrogen containing gas to the surface of the material layer while maintaining the substrate at a temperature less than 550 degrees Celsius.Type: GrantFiled: November 13, 2014Date of Patent: May 16, 2017Assignee: APPLIED MATERIALS, INC.Inventors: Chun Yan, Xinyu Bao
-
Patent number: 9653318Abstract: Methods for processing a substrate are described herein. Methods can include positioning a substrate with an exposed surface comprising a silicon oxide layer in a processing chamber, biasing the substrate, treating the substrate to roughen a portion of the silicon oxide layer, heating the substrate to a first temperature, exposing the exposed surface of the substrate to ammonium fluoride to form one or more volatile products while maintaining the first temperature, and heating the substrate to a second temperature, which is higher than the first temperature, to sublimate the volatile products.Type: GrantFiled: January 26, 2016Date of Patent: May 16, 2017Assignee: APPLIED MATERIALS, INC.Inventors: David T. Or, Joshua Collins, Mei Chang
-
Patent number: 9647206Abstract: Provided is a method for etching an etching target layer of a workpiece. The workpiece has a mask on the etching target layer. The etching target layer and the mask are formed from respective materials for which etching efficiency by a plasma of a rare gas having an atomic number greater than an atomic number of argon is higher than etching efficiency for the materials by a plasma of argon gas. The mask is formed from a material having a melting point higher than that of the etching target layer. The method includes (a) exposing the workpiece to a plasma of a first process gas containing a first rare gas having an atomic number greater than the atomic number of argon, and (b) exposing the workpiece to a plasma of a second process gas containing a second rare gas having an atomic number less than the atomic number of argon.Type: GrantFiled: September 19, 2014Date of Patent: May 9, 2017Assignee: TOKYO ELECTRON LIMITEDInventors: Mitsuru Hashimoto, Takashi Sone, Eiichi Nishimura, Keiichi Shimoda
-
Patent number: 9570312Abstract: Provided is a plasma etching method capable of favorably forming masks used when etching a multilayer film. This plasma etching method for etching boron-doped amorphous carbon involves using a plasma of a gas mixture comprising a chlorine gas and an oxygen gas, and setting the temperature of a mounting stage (3) to 100° C. or greater.Type: GrantFiled: May 29, 2013Date of Patent: February 14, 2017Assignee: TOKYO ELECTRON LIMITEDInventors: Ryohei Takeda, Mitsuhiro Tomura, Akinori Kitamura, Shinji Higashitsutsumi, Hiroto Ohtake, Takashi Tsukamoto
-
Patent number: 9564341Abstract: A method of etching silicon oxide on patterned heterogeneous structures is described and includes a gas phase etch using anhydrous vapor-phase HF. The HF is combined with an additional precursor in the substrate processing region. The HF may enter through one channel(s) and the additional precursor may flow through another channel(s) prior to forming the combination. The combination may be formed near the substrate. The silicon oxide etch selectivity relative to silicon nitride from is selectable from about one to several hundred. In all cases, the etch rate of exposed silicon, if present, is negligible. No precursors are excited in any plasma either outside or inside the substrate processing region according to embodiments. The additional precursor may be a nitrogen-and-hydrogen-containing precursor such as ammonia.Type: GrantFiled: August 4, 2015Date of Patent: February 7, 2017Assignee: Applied Materials, Inc.Inventors: Jingjing Xu, Anchuan Wang, Nitin K. Ingle
-
Patent number: 9543163Abstract: Methods for etching a material layer disposed on the substrate using a combination of a main etching step and a cyclical etching process are provided. The method includes performing a main etching process in a processing chamber to an oxide layer, forming a feature with a first predetermined depth in the oxide layer, performing a treatment process on the substrate by supplying a treatment gas mixture into the processing chamber to treat the etched feature in the oxide layer, performing a chemical etching process on the substrate by supplying a chemical etching gas mixture into the processing chamber, wherein the chemical etching gas includes at least an ammonium gas and a nitrogen trifluoride, wherein the chemical etching process further etches the feature to a second predetermined depth, and performing a transition process on the etched substrate by supplying a transition gas mixture into the processing chamber.Type: GrantFiled: October 21, 2013Date of Patent: January 10, 2017Assignee: APPLIED MATERIALS, INC.Inventors: Mang-Mang Ling, Jungmin Ko, Sean S. Kang, Jeremiah T. Pender, Srinivas D. Nemani, Bradley Howard
-
Patent number: 9536922Abstract: A fabricating method of a recess with asymmetric walls includes the steps of providing a substrate comprising a top surface. A recess is formed in the substrate, wherein the recess comprises a first wall, a second wall and a bottom. A patterned mask is formed to cover the substrate. Part of the top surface adjacent to the second wall is exposed through the patterned mask. Finally, the substrate is removed to form a sloping wall, wherein the sloping wall, the first wall and the bottom form a recess with asymmetric walls.Type: GrantFiled: December 2, 2014Date of Patent: January 3, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Ming-Te Lai, Chih-Hong Wu, Feng-Ying Hsu
-
Patent number: 9524881Abstract: Method of forming a termination angle in a titanium tungsten layer include providing a titanium tungsten layer and applying a photo resist material to the titanium tungsten layer. The photo resist material is exposed under a defocus condition to generate a resist mask, wherein an edge of the exposed photo resist material corresponds to the sloped termination. The titanium tungsten layer is etched with an etching material, wherein the etching material at least partially etches the photo resist material exposed under the defocused condition, and wherein the etching results in the sloped termination in the titanium tungsten layer.Type: GrantFiled: April 30, 2015Date of Patent: December 20, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Neng Jiang, Maciej Blasiak, Nicholas S. Dellas, Brian E. Goodlin
-
Patent number: 9520294Abstract: Atomic layer etching using alternating passivation and etching processes is performed with an electron beam plasma source, in which the ion energy is set to a low level below the etch threshold of the material to be etched during passivation and to a higher level above the etch threshold during etching but below the etch threshold of the unpassivated material.Type: GrantFiled: October 2, 2014Date of Patent: December 13, 2016Assignee: APPLIED MATERIALS, INC.Inventors: Ankur Agarwal, Rajinder Dhindsa, Shahid Rauf
-
Patent number: 9474163Abstract: In some embodiments, a method for integrated circuit fabrication includes removing oxide material from a surface of a substrate, where the surface includes silicon and germanium. Removing the oxide material includes depositing a halogen-containing pre-clean material on a silicon oxide-containing surface and sublimating a portion of the halogen-containing pre-clean material to expose the silicon on the surface. A passivation film is deposited on the exposed silicon. The passivation film may include chlorine. The passivation film may prevent contamination of the silicon surface by chemical species from the later sublimation, which may be at a higher temperature than the earlier sublimation. Subsequently, a remaining portion of the halogen-containing pre-clean material and the passivation film are sublimated. A target material, such as a conductive material, may subsequently be deposited on the substrate surface.Type: GrantFiled: December 30, 2014Date of Patent: October 18, 2016Assignee: ASM IP HOLDING B.V.Inventors: John Tolle, Matthew G. Goodman
-
Patent number: 9466491Abstract: One illustrative method disclosed herein includes, among other things, forming a sacrificial gate structure above a semiconductor substrate, forming a sidewall spacer adjacent opposite sides of the sacrificial gate structure, removing the sacrificial gate structure and forming a replacement gate structure in its place, at some point after forming the replacement gate structure, performing an etching process to reduce the height of the spacers so as to thereby define recessed spacers having an upper surface that partially defines a spacer recess, and forming a spacer etch block cap on the upper surface of each recessed spacer structure and within the spacer recess.Type: GrantFiled: May 2, 2014Date of Patent: October 11, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Daniel T. Pham, Hyun-Jin Cho, Ruilong Xie
-
Patent number: 9466507Abstract: An etching method includes a modification process of supplying a mixture gas to a surface of a silicon oxide film, modifying the silicon oxide film to generate a reaction product, and a heating process of heating and removing the reaction product. The modification process includes a first modification process of supplying the mixture gas containing a gas including a halogen element and an alkaline gas to the surface of the silicon oxide film, and a second modification process of stopping supplying the alkaline gas and supplying the mixture gas containing the gas including the halogen element to the surface of the silicon oxide film.Type: GrantFiled: June 13, 2014Date of Patent: October 11, 2016Assignee: TOKYO ELECTRON LIMITEDInventors: Shigeki Tozawa, Tomoaki Ogiwara