Dummy Metallization Patents (Class 438/926)
-
Patent number: 6436807Abstract: A method for making a layout for an interconnect layer of a semiconductor device to facilitate uniformity of planarization during manufacture of the semiconductor device includes determining an active interconnect feature density for each of a plurality of layout regions of the interconnect layout. The method further includes adding dummy fill features to each layout region to obtain a desire density of active interconnect features and dummy fill features to facilitate uniformity of planarization during manufacturing of the semiconductor device. By adding dummy fill features to obtain a desired density of active interconnect features and dummy fill features, dummy fill features are not unnecessarily added, and each layout region has a uniform density.Type: GrantFiled: January 18, 2000Date of Patent: August 20, 2002Assignee: Agere Systems Guardian Corp.Inventors: Donald Thomas Cwynar, Sudhanshu Misra, Dennis Okumu Ouma, Vivek Saxena, John Michael Sharpe
-
Publication number: 20020110961Abstract: The present invention provides a method to prevent an ITO from opening. A dummy material layer with tapered edges is formed on a substrate. A first insulating layer is formed on the dummy material layer. Then a metal layer is formed on the first insulating layer, wherein one edge of the metal layer corresponds to any part of one of the tapered edges of the dummy material layer and the other tapered edge is situated away from the metal layer. After a second insulating layer is formed on the metal layer, an ITO layer is formed thereon without opening.Type: ApplicationFiled: May 2, 2001Publication date: August 15, 2002Inventors: Tean-Sen Jen, Ming-Tien Lin
-
Publication number: 20020106837Abstract: The present invention is a level of an integrated circuit. The level of integrated circuit has a first area having a plurality of features having a first density and the level of the integrated circuit has a second area adjacent to the first area wherein the second area has a plurality of dummy features having a density substantially similar to the first density.Type: ApplicationFiled: February 2, 2001Publication date: August 8, 2002Inventors: James M. Cleeves, Michael A. Vyvoda
-
Patent number: 6429060Abstract: The accuracy in forming a gate electrode or an interconnect is improved by using a dummy gate electrode or a dummy interconnect. In addition, the dummy gate electrode or the dummy interconnect is removed, so that a region where the dummy gate electrode or the dummy interconnect has been disposed can be used as a region for forming another composing element.Type: GrantFiled: August 23, 2001Date of Patent: August 6, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuo Itoh, Hiroyuki Yamauchi
-
Patent number: 6413863Abstract: In accordance with the objectives of the invention a new method is provided to create aluminum pads that overlay an electrical contact point. A layer of passivation is deposited over the surface that contains one or more electrical contact points, the layer of passivation is patterned thereby creating openings in the layer of passivation that overlay and align with one or more of the contact points. Under the first embodiment of the invention, a layer of AlCu is deposited over the patterned layer of passivation thereby including the openings that have been created in the layer of passivation. The deposited layer of AlCu is patterned and etched thereby creating the required AlCu bond pad. In addition to creating the required AlCu bond pad, the etch of the layer of AlCu also creates a pattern of dummy AlCu pads that are not in contact with any underlying points of electrical contact but that are located on the surface of the layer of passivation.Type: GrantFiled: January 24, 2000Date of Patent: July 2, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chung-Shi Liu, Shau-Lin Shue, Chen-Hua Yu
-
Publication number: 20020079517Abstract: A semiconductor device comprising a plurality of metal wire patterns, each of which includes main fine line patterns, main pad patterns and dummy fine line patterns, wherein an area ratio of the dummy fine line patterns, which are connected to the main pad patterns, to the entire wire patterns is less than 1% and lower than a ratio of the main fine line patterns to the entire wire patterns.Type: ApplicationFiled: December 17, 2001Publication date: June 27, 2002Inventor: Hyung-Jun Kim
-
Publication number: 20020061614Abstract: A method for producing circuit structures on a semiconductor substrate is described. Photoresist structures are formed, which define functional circuit structures and dummy circuit structures, whereby the dummy circuit structures which are smaller than a minimum structural size are joined to an additional second dummy circuit structure. The additional circuit structure is provided in such a way that the minimum structural size, which is determined by a smallest required joint surface of the photoresist on the substrate, is exceeded. A semiconductor circuit is also provided, which includes functional circuit structures and dummy circuit structures, the dummy circuit structures being joined to the additional dummy circuit structures.Type: ApplicationFiled: October 18, 2001Publication date: May 23, 2002Inventors: Sabine Kling, Dominique Savignac, Hans-Peter Moll, Henning Haffner, Elke Hietschold, Ines Anke
-
Publication number: 20020058374Abstract: A method of forming dual-metal gates in a semiconductor device, including the steps of providing a semiconductor substrate having a PMOS area and an NMOS area wherein dummy gates are formed in the PMOS and NMOS areas respectively, forming an insulating interlayer on the semiconductor substrate so as to cover the dummy gates, polishing the insulating interlayer until the dummy gates are exposed, forming a first groove defining a first metal gate area by selectively removing one of the dummy gates formed in the PMOS and NMOS areas, forming a first gate insulating layer and a first metal layer on an entire area of the semiconductor substrate including the first groove successively, forming a first metal gate in the first groove by etching the first metal layer and first gate insulating layer until the insulating interlayer is exposed, forming a second groove defining a second metal gate area by removing the remaining dummy gate, forming a second gate insulating layer and a second metal layer on the entire area oType: ApplicationFiled: October 18, 2001Publication date: May 16, 2002Inventors: Tae-Kyun Kim, Tae ho Cha, Jeong Youb Lee, Se Aug Jang
-
Patent number: 6387788Abstract: The present invention provides a method for fabricating an improved gate electrode of a MOSFET device. And the method for fabricating a MOSFET device having a polycide gate to which a titanium silicide is applied comprises the steps of sequentially forming a polysilicon layer on a gate insulating layer and a titanium layer in this order, forming a capping layer on the titanium layer and forming a titanium silicide layer by performing a rapid thermal process in nitrogen atmosphere.Type: GrantFiled: June 29, 1999Date of Patent: May 14, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Se Aug Jang, In Seok Yeo
-
Patent number: 6380087Abstract: A method of fabricating a semiconductor wafer having at least one integrated circuit, the method comprising the following steps. A semiconductor wafer structure having at least an upper and a lower dielectric layer is provided. The semiconductor wafer structure having a bonding pad area and an interconnect area. At least one active interconnect having a first width is formed in the interconnect area, through the dielectric layers. A plurality of adjacent dummy plugs each having a second width is formed in the bonding pad area, through a portion of the dielectric layers. The semiconductor wafer structure is patterned and etched to form trenches through the upper dielectric layer. The trenches surround each of the at least one active interconnect and the dummy plugs whereby the upper dielectric level between the adjacent dummy plugs is removed. A metallization layer is deposited over the lower dielectric layer, filling the trenches at least to the upper surface of the remaining upper dielectric layer.Type: GrantFiled: June 19, 2000Date of Patent: April 30, 2002Assignee: Chartered Semiconductor Manufacturing Inc.Inventors: Subhash Gupta, Mei Sheng Zhou, Ramasamy Chockalingam
-
Publication number: 20020048972Abstract: The semiconductor device comprises: a conducting layer including: a channel region; a source region and a drain region sandwiching the channel region; and a body region connected to the channel region and being adjacent to the source region and the drain region; a gate electrode formed above the channel region interposing a gate insulation film therebetween; a dummy electrode formed on the body region near the interface between at least the drain region and the body region, and electrically insulated with the gate electrode; and a body contact region formed in the body region except a region where the dummy electrode is formed. The gate electrode and the dummy electrode are electrically insulated with each other, whereby the semiconductor device having body contacts can have a gate capacitance much decreased. Accordingly, deterioration of the speed performance of the transistors can be suppressed.Type: ApplicationFiled: March 23, 2001Publication date: April 25, 2002Applicant: Fujitsu LimitedInventors: Seiichiro Yamaguchi, Mitsuaki Kai, Isao Amano
-
Patent number: 6372626Abstract: A step height between first and second elevated conductive lines that are laterally spaced apart on an integrated circuit substrate may be reduced by forming a dummy conductive line beneath the second conductive line, to further elevate the second conductive line on the integrated circuit substrate. Depth-of-focus may thereby be improved so that reliability of the conductive lines may also be improved. The second conductive line and the dummy conductive line vertically overlap by an amount that is less than one half the width of the second conductive line. Thus, the capacitance between the second conductive line and the dummy conductive line may be reduced. Undue delay therefore need not be created by introduction of the dummy conductive line.Type: GrantFiled: July 27, 1999Date of Patent: April 16, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-seok Chae, Kye-hyun Kyung
-
Patent number: 6362074Abstract: An integrated circuit is fabricated with a layer of polysilicon located on top of shallow trench regions. The polysilicon is patterned so that the trench features are not exposed during an etching operation performed on the polysilicon layer. The process of fabricating transistor gate electrodes, therefore, is improved by reducing etch byproducts contributed by the shallow trench region features.Type: GrantFiled: December 29, 1998Date of Patent: March 26, 2002Assignee: Intel CorporationInventor: Mark Bohr
-
Publication number: 20020033488Abstract: The semiconductor device includes a semiconductor substrate and, in an element isolating region in the semiconductor substrate, a first active area A/A dummy pattern and a second A/A dummy pattern having a pitch smaller than that of the first A/A dummy pattern. Placement of the first A/A dummy pattern and placement of the second A/A dummy pattern are carried out in separate steps. The semiconductor substrate may be divided into a plurality of mesh regions, and a dummy pattern may be placed in each mesh region according to an area of the mesh region being occupied by an element pattern located therein.Type: ApplicationFiled: April 10, 2001Publication date: March 21, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Hiroshi Kawashima, Masakazu Okada, Takeshi Kitani, Motoshige Igarashi
-
Publication number: 20020019091Abstract: A method for the fabrication of a semiconductor device which prevents the occurrence of a defective die and an erroneous alignment otherwise invoked by a difference in polishing level between an edge and a central portion of a wafer. The method comprises steps of forming a group of dummy patterns around an alignment key of edges of a wafer, wherein the wafer is obtained by forming the capacitor on the cell region, and the dummy pattern has the same elevation as the capacitor formed on the cell region; disposing an interlayer insulating film on a resulting structure obtained after the forming process; and performing a chemical-mechanical polishing on the interlayer insulating film. Further, the process of forming the group of dummy patterns may be performed while forming the capacitor on the cell region.Type: ApplicationFiled: May 31, 2001Publication date: February 14, 2002Inventor: Young-Ki Kim
-
Patent number: 6346733Abstract: A nonvolatile memory device is provided in which cell uniformity is significantly improved. The device includes a plurality of burial N+ diffusion layers extending over the surface of a semiconductor substrate. The plurality of burial N+ diffusion layers are the source/drains of cell transistors and the sub bit-lines of the memory cell array. The device additionally includes a plurality of word lines formed over the semiconductor substrate with gate dielectrics interposed therebetween. The plurality of word lines extend perpendicularly to the burial N+ diffusion layers. A plurality of select lines extend parallel to the word lines and selectively transfer external electrical signals via main bit-lines to the sub bit-lines. The main bit-lines extend parallel to said sub bit-lines. Finally, dummy lines extend parallel to the word lines in the spaces between the select lines and the adjacent word lines.Type: GrantFiled: June 30, 1999Date of Patent: February 12, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Woon-Kyung Lee, Youn-Ho Lee, Eui-Do Kim
-
Patent number: 6346438Abstract: A method of manufacturing a semiconductor device according to this invention is characterized by including the steps of a) forming, on one major surface of a substrate, a gate structure constituted by either one of a dummy gate electrode and a gate electrode having an insulating film at least on bottom surface, and a device isolation insulating film so as to form a first groove divided by the dummy gate electrode or the gate electrode, to position the dummy gate electrode or the gate electrode in the first groove, and to form the gate structure to have an upper surface level not higher than an upper level of the device isolation insulating film, and b) forming source and drain electrodes in the first groove.Type: GrantFiled: June 29, 1998Date of Patent: February 12, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Yagishita, Kouji Matsuo, Yasushi Akasaka, Kyoichi Suguro, Yoshitaka Tsunashima
-
Publication number: 20020001930Abstract: Disclosed herein is a method of fabricating a semiconductor device using a damascene process. The method comprises the steps of: forming a dummy gate electrode on a semiconductor substrate; forming a source/drain region in the substrate; polishing and planarizing an interlayer insulating film formed on the substrate to expose the dummy gate electrode; etching the dummy gate electrode to form a groove in an exposed portion of the substrate; implanting impurity ions into the exposed portion of the substrate to form a delta-doping layer; thermally treating the semiconductor substrate to activate the implanted impurity ions; growing a silicon film on the exposed portion of the substrate by a selective epitaxial process; depositing a gate insulating film on the surface of the groove; and depositing a gate metal film on the gate insulating film in the groove, forming the gate electrode.Type: ApplicationFiled: June 26, 2001Publication date: January 3, 2002Applicant: Hynix Semiconductor Inc.Inventor: Jung Ho Lee
-
Patent number: 6335560Abstract: A semiconductor device includes a plurality of real chip regions and dicing lines to separate the real chip regions on a semiconductor substrate. A dicing line includes a mark section and a mark forbidden region around the mark section. A dummy wiring pattern is formed to fill the dicing line or a portion of the real chip region to surround the mark section and the mark forbidden region. A dummy wiring pattern may be a single continuous wiring pattern or the single wiring pattern may be divided into segments. Alternatively, a dummy wiring pattern may be composed of a plurality of square portions arranged in a matrix fashion.Type: GrantFiled: December 9, 1999Date of Patent: January 1, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Masahiko Takeuchi
-
Patent number: 6333213Abstract: Resist film patterns are formed on a light shielding film formed on a surface of the glass substrate. The resist film patterns cover regions A and B of the surface of the substrate. Then, using the resist film patterns as a mask, the light shielding film is patterned to form the light shielding film pattern in the regions A and B. The light shielding film pattern formed in region B is used as a dummy pattern. Then, a further resist film is formed over the light shielding film patterns of the regions A and B. The resist film is patterned to provide only a resist film pattern covering the region A. Thereafter, an etching processing is applied for removing the light shielding film pattern in the region B using the resist film pattern as a mask. In this method, the presence of the dummy pattern is an important feature.Type: GrantFiled: December 27, 2000Date of Patent: December 25, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Shigeru Hasebe, Mineo Goto, Osamu Ikenaga
-
Patent number: 6319818Abstract: A method of fabricating a semiconductor device on a semiconductor wafer of the type having a plurality of active layers that includes the steps forming a layout for at least one of the active layers where the layout contains a plurality of active region segments and a plurality of inactive regions. The layout is then modified by adding a plurality of dummy active segments in the inactive regions. The layout is further modified by removing a plurality of sub-regions from the active regions to form a plurality of sub-inactive regions. The semiconductor wafer is then processed using the modified layout to provide an environment during the processing of the active layer wherein the relative area of the active to the inactive regions is substantially equal across the wafer.Type: GrantFiled: January 4, 1999Date of Patent: November 20, 2001Assignee: International Business Machines CorporationInventor: Anthony K. Stamper
-
Patent number: 6316292Abstract: A semiconductor die includes a metal layer deposited thereon for enhancing adhesion between the die and a mold compound package. The metal layer is substantially oxide free. The die is coated with a layer or layers of copper (Cu) and/or palladium (Pd) by electroplating or electroless coating techniques. The metal layer provides a uniform wetting surface for better adhesion of the die with the mold compound during encapsulation. The increased adhesion reduces the delamination potential of the die from the package.Type: GrantFiled: September 10, 1999Date of Patent: November 13, 2001Inventors: Jerrold L. King, J. Mike Brooks, Walter L. Moden
-
Patent number: 6309956Abstract: The present invention relates to semiconductor devices. More specifically, the invention discloses the use of dummy structures to improve thermal conductivity, reduce dishing and strengthen layers formed with low dielectric constant materials.Type: GrantFiled: August 10, 1999Date of Patent: October 30, 2001Assignee: Intel CorporationInventors: Chien Chiang, David B. Fraser, Anne S. Mack, Jin Lee, Sing-Mo Tzeng, Chuanbin Pan, Vicky Ochoa, Thomas Marieb, Sychyi Fang
-
Patent number: 6303484Abstract: A method of fabricating a dummy pattern is proposed. A semiconductor substrate is divided into a dense region and a sparse region. Conducting patterns are formed on the dense region. A dielectric layer is formed over the substrate and the conducting patterns. Photoresist patterns are formed on the dielectric layer above the sparse region. The dielectric layer is etched back to form a plurality of spacers on the sidewall of the conducting patterns, and simultaneously, a plurality of dummy patterns are formed on the sparse region.Type: GrantFiled: January 12, 2000Date of Patent: October 16, 2001Assignee: United Microelectronics Corp.Inventor: Wei-Shiau Chen
-
Patent number: 6296778Abstract: A method and apparatus are provided for simulating a standard wafer in semiconductor manufacturing equipment. The apparatus includes a support layer suitable for being handled by the semiconductor manufacturing equipment. Applied to the support layer is a mixture including a process agent and a material. During use, the present invention simulates a standard production wafer including material similar to that in the mixture of the present invention.Type: GrantFiled: March 31, 1999Date of Patent: October 2, 2001Assignee: Lam Research CorporationInventors: Gregory J. Goldspring, Robert J. O'Donnell
-
Patent number: 6294841Abstract: An integrated semiconductor circuit includes dummy structures. A portion of capacitive elements present in the dummy structures is used in order to adapt input/output parameters of pads of the integrated semiconductor circuit to an external line. Metal options, fuses or switches are suitable for the connection. The structure is neutral with respect to surface area.Type: GrantFiled: June 8, 1999Date of Patent: September 25, 2001Assignee: Siemens AktiengesellschaftInventors: Dominique Savignac, Robert Feurle, Helmut Schneider
-
Patent number: 6287948Abstract: A semiconductor device has a first region, a second region and a border region between the first region and the second region. The semiconductor device has an interlayer dielectric layer, covering at least the first region and the second region. A first wiring layer is located in the first region and defines a relatively small pattern. A second wiring layer is located in the second region and defines a relatively large pattern that is wider than the small pattern. A first dummy pattern is formed in the first region and a second dummy pattern is formed in the border region. The interlayer dielectric layer includes a planarization silicon oxide film. The planarization silicon oxide film is one of a silicon oxide film formed by a polycondensation reaction between a silicon compound and hydrogen peroxide, an organic SOG (Spin On Glass) film an inorganic SOG film and a silicon oxide film formed by reacting an organic silane with ozone or water.Type: GrantFiled: April 26, 2000Date of Patent: September 11, 2001Assignee: Seiko Epson CorporationInventor: Fumiaki Ushiyama
-
Patent number: 6287902Abstract: A microelectronic structure includes a substrate having adjacent active and field regions. A field isolation layer covers the field region, and an etch inhibiting layer is provided on the field isolation layer adjacent the active region of the substrate. An insulating layer covers the substrate, the field isolation layer, and the etch inhibiting layer, and the insulating layer defines a contact hole therein exposing a portion of the active region adjacent the etch inhibiting layer. Related methods are also discussed.Type: GrantFiled: May 25, 1999Date of Patent: September 11, 2001Assignee: Samsung Electronics Co., Ltd.Inventor: Do-hyung Kim
-
Patent number: 6284647Abstract: A method of enhancing chemical mechanical polishing uniformity is provided. In the fabrication of a shallow trench isolation structure, there are active area regions with different integration formed in a chip. The integration of the active area regions in the chip is computed according circuit designs by a program analysis. One of the active area regions with the highest integration is used as a basis, dummy mesas are formed in the other active area regions to adjust the integration of the chip.Type: GrantFiled: December 16, 1998Date of Patent: September 4, 2001Assignee: United Microelectronics Corp.Inventors: Sun-Chieh Chien, Chien-Li Kuo, Tzung-Han Lee, Wei-Wu Liao
-
Patent number: 6251773Abstract: In a semiconductor device using fill shape patterns incorporated into wiring levels to increase the planarity of the wiring levels, the fill shapes are aligned from one wiring level to another wiring level to provide lines of sight to lower wiring levels for visual inspection. Also, in accordance with the invention, selected aligned fill shapes are interconnected with vias to form conductive stacks for contacting lower wiring level conductive wires from upper wiring levels in order to perform electrical test probing/diagnostics.Type: GrantFiled: December 28, 1999Date of Patent: June 26, 2001Assignee: International Business Machines CorporationInventors: Thomas J. Hartswick, Mark E. Masters
-
Patent number: 6248675Abstract: A method for fabricating short channel field effect transistors with dual gates and with a gate dielectric having a high dielectric constant. The field effect transistor is initially fabricated to have a sacrificial gate dielectric and a dummy gate electrode. Any fabrication process, such as an activation anneal or a salicidation anneal of the source and drain of the field effect transistor, using relatively high temperature is performed with the field effect transistor having the sacrificial gate dielectric and the dummy gate electrode. The dummy gate electrode and the sacrificial gate dielectric are etched from the field effect transistor to form a gate opening. A layer of dielectric with high dielectric constant is deposited on the side wall and the bottom wall of the gate opening, and a crystallization enhancing layer is deposited on the bottom wall of the gate opening.Type: GrantFiled: August 5, 1999Date of Patent: June 19, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Ming-Ren Lin
-
Patent number: 6211051Abstract: A method of fabricating contacts to device elements of an integrated circuit on a semiconductor substrate that includes: (a) using a plasma process to form a first hole in the material above a first portion of the device, wherein the first hole has a depth and a width at the end of the plasma process, and wherein the first hole has an aspect ratio at the end of the plasma process defined by its depth divided by its width; (b) using a plasma process to form a second hole in the material above a second portion of the device, adjacent to the first portion, wherein the second hole has a depth and a width at the end of the plasma process, and wherein the second hole has an aspect ratio at the end of the plasma process defined by its depth divided by its width; and (c) wherein the aspect ratio of the first hole is substantially equivalent to the aspect ratio of the second hole.Type: GrantFiled: April 14, 1999Date of Patent: April 3, 2001Assignee: LSI Logic CorporationInventors: Charles W. Jurgensen, Kang-Jay Hsia
-
Patent number: 6177348Abstract: A method for depositing materials on a surface, having the following steps: a) obtaining a surface having at least feature thereon, the surface and the feature having a layer of first material deposited thereon, the first material not filling substantially all of the feature; b) depositing a layer of a second material on the first material, wherein the melting point of the second material is less than that of the first material, and wherein the first material is soluble in the second material at a temperature less than the melting point of the first material; and c) heating the surface to a first temperature of at least equal to the melting point of the second material and at most equal to the melting point of the first material, wherein substantially all of the via is filled with the first material.Type: GrantFiled: January 20, 1998Date of Patent: January 23, 2001Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Peter D. Hoh, Mark A. Jaso, Ernest N. Levine
-
Patent number: 6146984Abstract: Uniform height solder bumps are created on a semiconductor wafer by exposing a dummy pattern of under bump metal for solder plating. The dummy pattern of exposed under bump metal follows the outer edge outline of a pattern of die that exists on the semiconductor wafer. The dummy pattern of under bump metal is exposed by removing a portion of a layer of photoresist that is deposited over the under bump metal. The dummy pattern of under bump metal is exposed on the wafer at the same time that under bump metal above the contact pads is exposed. Solder material is then plated onto the exposed under bump metal that exists above the contact pads and in the dummy pattern. The dummy pattern of exposed under bump metal around the outer edge of the die pattern causes current crowding to occur primarily at the dummy pattern of exposed under bump metal instead of at the contact pads that are on die at the outer edge of the die pattern.Type: GrantFiled: October 8, 1999Date of Patent: November 14, 2000Assignee: Agilent Technologies Inc.Inventors: Jacques Leibovitz, Susan J. Swindlehurst
-
Patent number: 6127232Abstract: A counter-doped epitaxial silicon (doped opposite to the substrate type) is used to form the buried layer in a CMOS transistor, while maintaining an abrupt channel profile. Shallow source/drain junctions with abrupt source/drain profiles may be formed using raised (or elevated) source/drain design. The invention encompasses a transistor structure including a doped silicon substrate, and an oppositely-doped epitaxial silicon layer formed on the substrate. A gate is formed on the epitaxial layer, the gate defining a channel region in the epitaxial layer underneath the gate. A layer is formed on the epitaxial silicon layer on opposing sides of, and is electrically isolated from, the gate.Type: GrantFiled: June 24, 1999Date of Patent: October 3, 2000Assignee: Texas Instruments IncorporatedInventors: Amitava Chatterjee, Richard A. Chapman, Syed Suhail Murtaza
-
Patent number: 6121136Abstract: A method of forming a contact plug. A dummy pattern with an uneven surface is formed on a region of the substrate. A dielectric layer with an opening exposing a part of the substrate is formed on the dummy pattern and the substrate. A first wiring layer is formed on the dielectric layer and to fill the opening. A sandwich type spin-on-glass layer is formed on the first wiring layer. An opening penetrating through the sandwich type dielectric layer is formed, and the opening is filled with a contact plug.Type: GrantFiled: September 3, 1998Date of Patent: September 19, 2000Assignee: United Microelectronics Corp.Inventor: Shu-Jeng Sung
-
Patent number: 6096609Abstract: An ESD (Electro-Static Discharge) protection circuit includes a semiconductor substrate having an active region and field regions, isolating films formed in the field regions, a gate insulating film formed on the active region, and a gate electrode formed on the gate insulating film, first and second heavily doped impurity regions formed in a surface of the semiconductor substrate at sides of the gate electrode, a plurality of dummy gate electrodes formed on the second heavily doped impurity region and offset from the gate electrode, insulating sidewalls formed at the sides of the gate electrode and at sides of each of the dummy gate electrodes, and salicide films formed on a surface of the gate electrode, on surfaces of each of the dummy gate electrodes and on a surface of the first heavily doped impurity region.Type: GrantFiled: October 29, 1998Date of Patent: August 1, 2000Assignee: LG Semicon Co., Ltd.Inventors: Young Gwan Kim, Jae Gyung Ahn, Myoung Goo Lee
-
Patent number: 6093631Abstract: A method and apparatus is provided for planarizing damascene metallic circuit patterns of a plurality of discrete integrated circuit chips on a metal coated silicon wafer wherein the circuitry on the chips on the wafer are either designed to be within a defined high metal density circuit range and low density metal circuit range and/or to provide dummy circuitry in the damascene process to provide a substantially uniform circuit density over the chip and the wafer surface. It is preferred that each chip on the surface of the wafer be divided into a plurality of regions and that each region be provided with dummy metallization, if necessary, to provide a relatively uniform circuit density in that region and consequently on the wafer surface. The invention also contemplates adding dummy circuitry to the periphery of the wafer in areas which are not formed into chips (chip fragments). The invention also provides semiconductor wafers made using the method and/or apparatus of the invention.Type: GrantFiled: January 15, 1998Date of Patent: July 25, 2000Assignee: International Business Machines CorporationInventors: Mark A. Jaso, Rainer F. Schnabel
-
Patent number: 6080652Abstract: A method of fabricating a semiconductor device having a multi-layered wiring and including dummy wiring not contributing to connection of circuit elements, comprising the steps of: a) preliminarily preparing relationship between width of an isolated lower level wiring and thickness of an interlayer insulating layer with a planarized function formed on the isolated lower level wiring; b) preparing experimental results by forming dense wiring patterns in a first region on a semiconductor substrate, forming an interlayer insulating layer with a planarized function thereon, and measuring thickness of the interlayer insulating layer; c) determining a width of a dummy wiring to be disposed below an isolated upper level wiring, based on the relationship and the measuremental result; d) forming dense lower level wirings in a first region on another semiconductor substrate and a single lower level wiring having the desired width as a dummy wiring only at a location where an upper level wiring is to be formed in a secoType: GrantFiled: March 25, 1998Date of Patent: June 27, 2000Assignee: Yamaha CorporationInventors: Takahisa Yamaha, Seiji Hirade
-
Patent number: 6074938Abstract: The present invention relates to a semiconductor device wherein a dummy gate electrode is fixed to the same electric potential as that of a substrate, the stable operation of an LSI is maintained and the process margin is large, and also to a producing method of the semiconductor device, and the semiconductor device comprises a P-type silicon substrate, a dummy element region unnecessary for the actual LSI operation, which is formed on the P-type silicon substrate, and a dummy gate electrode unnecessary for the actual LSI operation, which is formed on at least a part of the dummy element region through a dummy oxide film, wherein by selectively forming titanium silicide on at least a part of a surface of the dummy element region and the dummy gate electrode, a P.sup.+ -diffusion layer and a P.sup.+ -dummy gate electrode of the dummy element region are short-circuited by titanium silicide.Type: GrantFiled: May 26, 1998Date of Patent: June 13, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Asamura
-
Patent number: 6069067Abstract: The semiconductor of this invention is provided with a first inter-layer insulating film formed on the surface of a semiconductor substrate to a first film thickness; a plurality of first wiring patterns formed on the surface of the first inter-layer insulating film; a dummy pattern formed between the first wiring patterns and insulated electrically from the wiring patterns; a second inter-layer insulating film formed from the first inter-layer insulating film to a second film thickness so as to cover the surfaces of the first inter-layer insulating film, the first wiring patterns, the dummy pattern; and second wiring patterns formed on the surface of the second inter-layer insulating film and wherein the dummy pattern has no planar overlapped portion with respect to the second wiring patterns, that is, it is separated from the second wiring patterns in top view.Type: GrantFiled: April 26, 1999Date of Patent: May 30, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Masaaki Kinugawa
-
Patent number: 6063675Abstract: A method for forming a MOSFET (200) using a disposable gate. A disposable gate (220) having at least two materials that may be etched selectively with respect to each other is formed on a substrate (202). A sidewall dielectric (215) is formed on the sidewalls of the disposable gate (220). The composition of the disposable gate materials (222,223, and 224) and the sidewall dielectric (215) are chosen such that the disposable gate (220) may be removed selectively with respect to the sidewall dielectric (215). A dielectric layer (214) is then deposited over the structure and a portion of the dielectric layer (214) is removed to expose the disposable gate (220) (e.g., using CMP or an etch-back). The composition of the dielectric layer (214) is chosen such that (1) the dielectric layer (214) may be removed selectively with respect to the sidewall dielectric (215) and (2) a layer of the disposable gate (220) may be removed selectively with respect to the dielectric layer (214).Type: GrantFiled: October 24, 1997Date of Patent: May 16, 2000Assignee: Texas Instruments IncorporatedInventor: Mark S. Rodder
-
Patent number: 6057224Abstract: A method of making an integrated circuit interconnect structure having air as the effective dielectric between metallization layers includes the steps of: a) providing an air dielectric formation layer of a sacrificial material over a substrate; b) forming a pillar holes in the air dielectric formation layer; c) filling the pillar holes with a non-sacrificial material; d) constructing a metallization layer over the sacrificial air dielectric formation layer and non-sacrificial material pillars; and e) applying an isotropic etchant to the interconnect structure to remove the sacrificial material, leaving the non-sacrificial material pillars for mechanical support of the metallization layer. An interconnect structure having an air dielectric includes a bottom metallization layer, a top metallization layer, and a plurality of pillars separating the bottom and top metallization layers and mechanically supporting the top metallization layer.Type: GrantFiled: July 24, 1997Date of Patent: May 2, 2000Assignee: VLSI Technology, Inc.Inventors: Subhas Bothra, Ling Q. Qian
-
Patent number: 5981384Abstract: A technique is disclosed for general IC structures to modify the layout of electrically unisolated metal lines before patterning same so that the spacing between the metal lines is substantially standardized prior to performing deposition of an intermetal dielectric layer. Upon such standardization of metal line spacing, the intermetal dielectric will be planarized in a single process step of deposition. Circuit layout design modifications can be made by adding electrically isolated dummy metal line features in areas of the layout having open spaces between parallel metal lines, and adding metal line spacers to existing metal lines to reduce the spacing between the metal lines and dummy metal features. As the nonstandard spacing between metal lines becomes standardized, an internetal dielectric deposition results in a planarized surface of the intermetal dielectric. Consequently, many conventional process steps for planarizing the intermetal dielectric can be skipped or simplified.Type: GrantFiled: August 14, 1995Date of Patent: November 9, 1999Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 5965939Abstract: A semiconductor device having a closed step portion and a global step portion including an insulating layer having a planarized surface on the global step portion is provided. A dummy pattern is formed by forming an insulating layer on the global step portion and then patterning through a photolithography process. After forming the dummy pattern for compensating steps in the global step portion and between the closed step portion and the global step portion, a BPSG layer is formed on both the closed step portion and the global step portion, and then the BPSG layer is heat-treated to cause it to reflow. The BPSG layer as an insulating interlayer having a planarized surface. The improved planarization decreases the occurrence of notching and discontinuities in the succeeding metallization processes thereby enhancing the yield and electrical characteristics of the semiconductor device.Type: GrantFiled: April 22, 1997Date of Patent: October 12, 1999Assignee: Samsung Electronics Co., Ltd.Inventors: Kyeong-tae Kim, Yun-seung Shin, Young-hun Park, Won-mo Park, Ji-hong Ahn
-
Patent number: 5956618Abstract: A method for fabricating a multi-level integrated circuit is disclosed which utilizes a grid pattern from which portions corresponding to the metal layer are selectively removed to form a mask which is subsequently used to deposit dummy features in the open areas between metal lines, thereby to allow the deposition of a substantially planar dielectric surface over the metal layers and dummy features.Type: GrantFiled: March 27, 1997Date of Patent: September 21, 1999Assignee: Lucent Technologies Inc.Inventors: Chun-Ting Liu, Kuo-Hua Lee, Ruichen Liu
-
Patent number: 5946563Abstract: There are provided: an isolation protruding upward from a semiconductor substrate in an active region; a gate electrode formed in the active region; and a pair of dummy electrodes formed to extend over the active region and the isolation and substantially in parallel with the gate electrode. Each of the gate electrode and dummy electrodes is composed of a lower film and an upper film. The lower films of the dummy electrodes are formed flush with the isolation and in contact with the side edges of the isolation. With the dummy electrodes, any gate electrode can be formed in a line-and-space pattern, so that the finished sizes of the gate electrode become uniform. This enables a reduction in gate length and therefore provides a semiconductor device of higher integration which is operable at a higher speed and substantially free from variations in finished size resulting from the use of different gate patterns.Type: GrantFiled: June 23, 1997Date of Patent: August 31, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takashi Uehara, Toshiki Yabu, Mizuki Segawa, Takashi Nakabayashi, Minoru Fujii
-
Patent number: 5942787Abstract: A method of lithographically fabricating small line width features in a device in accordance with a desired pattern, the small line width features being smaller than that capable of a lithographic process alone, is disclosed. A first layer of material is provided upon a substrate, the first layer including that in which the small line width features are to be made. A lithographically patterned layer is then provided upon the first layer in accordance with a second pattern defined in conjunction with the desired pattern. The patterned layer includes a second material selected to be compatible with the material of the first layer. A conformal layer is then deposited upon the patterned layer, the conformal layer including a third material selected to be compatible in conjunction with the first material and with the second material.Type: GrantFiled: November 18, 1996Date of Patent: August 24, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Mark I. Gardner, Robert Paiz, Thomas E. Spikes, Jr.
-
Patent number: 5924006Abstract: A new method of forming the dielectric layer of an integrated circuit using metal layout is described. An insulating layer is formed over semiconductor device structures in and on a semiconductor substrate. Metal lines are formed overlying the insulating layer wherein the metal line mask is modified so that narrow trenches with constant width and depth are etched surrounding the metal lines and the remaining metal areas are not etched away but are left as dummy metal areas. A dielectric layer is deposited over the metal lines and dummy metal areas wherein voids are formed within the trenches between metal lines and wherein the top surface of the dielectric layer is planarized. The voids act to release system stress and to lower capacitance between the metal lines.Type: GrantFiled: February 26, 1997Date of Patent: July 13, 1999Assignee: United Microelectronics Corp.Inventors: Water Lur, Chen-Chiu Hsue, Hong J. Wu
-
Patent number: 5915201Abstract: A new method of forming the dielectric layer of an integrated circuit using metal layout is described. An insulating layer is formed over semiconductor device structures in and on a semiconductor substrate. Metal lines are formed overlying the insulating layer wherein the metal line mask is modified so that narrow trenches with constant width and depth are etched surrounding the metal lines and the remaining metal areas are not etched away but are left as dummy metal areas. The dummy metal areas are also etched into island pieces with size similar to the feature size. Narrow trenches with the same constant width and depth surround the dummy metal islands. A dielectric layer is deposited over the metal lines and dummy metal islands wherein voids are formed within the trenches between metal lines and wherein the top surface of the dielectric layer is planarized. The voids act to release system stress and to lower capacitance between the metal lines.Type: GrantFiled: October 30, 1997Date of Patent: June 22, 1999Assignee: United Microelectronics CorporationInventors: Peter Chang, Chen-Chiu Hsue, Water Lur