Loop-back Patents (Class 714/716)
  • Patent number: 8015458
    Abstract: A loopback connector for a system can include a connector arrangement connectable to connector of a system component and/or a cable. The loopback connector can include loopback logic for simulating cable and/or system component functionality. In an example implementation the loopback connector can also operate to protect a system component and/or cable connector during shipping.
    Type: Grant
    Filed: January 17, 2008
    Date of Patent: September 6, 2011
    Assignee: Oracle America, Inc.
    Inventors: Bjorn Dag Johnsen, Ola Torudbakken, Inge Lars Birkeli, Andreas Bechtolsheim
  • Patent number: 8001453
    Abstract: Provided is a CAN system that can generate an error signal without requiring hardware for generating an error signal to be connected to a bus. A protocol processing part within a CAN controller incorporates error data into receive data or send data, based on error data information stored in a register.
    Type: Grant
    Filed: July 29, 2010
    Date of Patent: August 16, 2011
    Assignee: Renesas Electronics Corporation
    Inventors: Toshiyuki Uemura, Yasuyuki Inoue
  • Patent number: 7992058
    Abstract: A system and method for loopback self testing. A system includes a host device and an endpoint device. The host device transmits unencoded test symbols. The endpoint device loops back the unencoded test symbols to the host device. The host device drives at least some bits of each unencoded test symbol onto host device data signals and drives at least some bits of each unencoded test symbol onto host device control signals.
    Type: Grant
    Filed: December 16, 2008
    Date of Patent: August 2, 2011
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Peter D. Maroni, Gregg B. Lesartre
  • Patent number: 7984343
    Abstract: A test circuit can use a simple test pattern data without customization for each substrate and considerably reduce a test preparation process. A connection test circuit is generated by receiving the input of the data of the connection relation indicating the devices mutually line-connected among a plurality of devices, the number of connection lines corresponding to the respective connection relations, and the device outputting a test result, sequentially searching for a connection destination device from the output terminal of an output device, and embedding a test circuit module in a test route.
    Type: Grant
    Filed: August 10, 2009
    Date of Patent: July 19, 2011
    Assignee: Fujitsu Semiconductor Limited
    Inventor: Kohichi Tamai
  • Patent number: 7971110
    Abstract: In a system and method for testing a serial attached small computer systems (SAS) interface of a SAS controller, the SAS controller connects to a loopback dongle via the SAS interface. The SAS interface sends a first data packet to the loopback dongle, and receives a second data packet from the loopback dongle. If information in the second data packet is the same as information in the first data packet, the system and method transmits a first notification indicating that the SAS interface is functioning normally. Otherwise, the system and method transmits a second notification indicating that the SAS interface is not functioning normally.
    Type: Grant
    Filed: September 25, 2009
    Date of Patent: June 28, 2011
    Assignee: Hon Hai Precision Industry Co., Ltd.
    Inventor: Chiang-Chung Tang
  • Patent number: 7969895
    Abstract: A switch apparatus providing with a loop detection function sets a port identification to a port which activates the loop detection function, only receives the loop detection frame by a high-order port in the switch apparatus connected with a backbone network or a high-order switch apparatus on the basis of the port identification set previously, and controls an inactivation of a sending source low-order port that sent the loop detection frame, when the loop detection frame is received by the high-order port.
    Type: Grant
    Filed: November 26, 2008
    Date of Patent: June 28, 2011
    Assignee: Alaxala Networks Corporation
    Inventors: Kazunori Kamachi, Hiroyuki Dei
  • Patent number: 7962808
    Abstract: The present application describes a method and system for testing the compliance of a PCIE expansion system to verify that data signals transmitted through multiple data lanes in the expansion system comply with the PCIE requirements. The method for testing a PCIE expansion system comprises delivering the data signals from the data lanes to a compliance board that is configured to loop back at least a first portion of the data signals and transmit a complementary second portion of the data signals to a testing device, and testing a compliance of the second portion of the data signals with the PCIE requirements. The first portion of the data signals is then tested through a second compliance board that is configured to loop back the second portion of the data signals and transmit the first portion of the data signals to the testing device.
    Type: Grant
    Filed: June 3, 2008
    Date of Patent: June 14, 2011
    Assignee: NVIDIA Corporation
    Inventor: Yuan Li
  • Patent number: 7958438
    Abstract: Provided is a CAN system that can generate an error signal without requiring hardware for generating an error signal to be connected to a bus. A protocol processing part within a CAN controller incorporates error data into receive data or send data, based on error data information stored in a register.
    Type: Grant
    Filed: March 26, 2008
    Date of Patent: June 7, 2011
    Assignee: Renesas Electronics Corporation
    Inventors: Toshiyuki Uemura, Yasuyuki Inoue
  • Patent number: 7913139
    Abstract: An object of the present invention is to provide a semiconductor device capable of recognizing circuit malfunction in an actual operation and of specifying a point of the circuit malfunction, and the semiconductor device, which does not induce the malfunction in the circuit of a subsequent stage when restoring the malfunction. The present invention is the semiconductor device provided with a plurality of logic circuits and a plurality of judging circuits for judging malfunction based on data from the logic circuits, wherein each of the judging circuits is provided with a first register, delay unit, a second register, a comparator and scanning unit, which makes the second register a shift register to allow to transmit an error signal held in the second register to the subsequent stage, while allowing the comparator to hold a comparison result.
    Type: Grant
    Filed: October 7, 2010
    Date of Patent: March 22, 2011
    Assignee: Renesas Electronics Corporation
    Inventor: Masanori Kurimoto
  • Patent number: 7882404
    Abstract: The present invention implements a method and apparatus for using components within a Serializer/DeSerializer (SerDes) to emulate the effects of a backplane in order to facilitate automated test equipment (ATE) testing of the SerDes. The SerDes includes a transmitter pre-emphasis circuit (TPXE) that pre-emphasizes a transmitted signal and a receiver equalization circuit (RXEQ) that equalizes a received signal. The TPXE includes coefficients that are dynamically programmable.
    Type: Grant
    Filed: November 6, 2007
    Date of Patent: February 1, 2011
    Assignee: Agere Systems Inc.
    Inventors: Xingdong Dai, Geoffrey Zhang, Max J. Olsen
  • Patent number: 7873887
    Abstract: A burn-in test circuit according to the present invention includes a scan chain formed by a plurality of scan flip-flips connected in series, a circuit under test input with an output from one of the plurality of scan flip-flops as an activation signal, and a scan chain loop circuit being configured to an output signal of the scan chain determined according to an output of the circuit under test back to the scan chain.
    Type: Grant
    Filed: January 4, 2007
    Date of Patent: January 18, 2011
    Assignee: Renesas Electronics Corporation
    Inventor: Eiji Harada
  • Patent number: 7865789
    Abstract: A system and method for verifying system-on-chip interconnect includes a first linear feedback shift register coupled to an output interface of a first system-on-chip component, a second linear feedback shift register instantiated in a second system-on-chip component, and a comparator coupled to the second linear feedback shift register and the input interface of the second system-on-chip. Another method for verifying includes generating a pseudo-random number sequence with the first linear feedback shift register and the second linear feedback shift register using an identical first initial state, and comparing an output of the first linear feedback shift register with an output of the second linear feedback shift register and reporting a miss-compare.
    Type: Grant
    Filed: June 28, 2007
    Date of Patent: January 4, 2011
    Assignee: International Business Machines Corporation
    Inventors: Serafino Bueti, Adam Courchesne, Kenneth J. Goodnow, Gregory J. Mann, Jason M. Norman, Stanley B. Stanski, Scott T. Vento
  • Patent number: 7828209
    Abstract: The ‘IP Diagnostics’ software is a new and innovative method of aiding the deployment and troubleshooting of IP enabled POS terminals. Its purpose is to identify where a failure in the IP connection is occurring. The IP Diagnostics application does this by testing major failure points within the IP chain from the POS terminal to the host.
    Type: Grant
    Filed: November 22, 2006
    Date of Patent: November 9, 2010
    Assignee: Hypercom Corporation
    Inventors: Paul Walters, Gregory Boardman, Robert D. Martin
  • Publication number: 20100280858
    Abstract: A system and method for monitoring network traffic utilizing a small form pluggable (SFP). The SFP is activated in a customer premise equipment (CPE) device in response to a user inserting the SFP in the CPE device. A determination is made whether a service provider is authorized to access the SFP. Monitoring is implemented for the service provider in response to the determining.
    Type: Application
    Filed: April 30, 2009
    Publication date: November 4, 2010
    Inventor: Michael K. Bugenhagen
  • Patent number: 7827454
    Abstract: An object of the present invention is to provide a semiconductor device capable of recognizing circuit malfunction in an actual operation and of specifying a point of the circuit malfunction, and the semiconductor device, which does not induce the malfunction in the circuit of a subsequent stage when restoring the malfunction. The present invention is the semiconductor device provided with a plurality of logic circuits and a plurality of judging circuits for judging malfunction based on data from the logic circuits, wherein each of the judging circuits is provided with a first register, delay unit, a second register, a comparator and scanning unit, which makes the second register a shift register to allow to transmit an error signal held in the second register to the subsequent stage, while allowing the comparator to hold a comparison result.
    Type: Grant
    Filed: July 11, 2008
    Date of Patent: November 2, 2010
    Assignee: Renesas Electronics Corporation
    Inventor: Masanori Kurimoto
  • Patent number: 7793171
    Abstract: Embodiments of the present invention provide a protocol tester for performing a protocol test, said protocol tester exhibiting an input for the feeding in of data, a protocol decoding device for the decoding of data, and an output for providing the decoded data, the protocol tester also comprising a device for measuring the bit error rate. A corresponding method for performing a protocol test is also provided.
    Type: Grant
    Filed: October 29, 2007
    Date of Patent: September 7, 2010
    Assignee: Tektronix, Inc.
    Inventor: Juergen Forsbach
  • Patent number: 7787388
    Abstract: A method of and a system for autonomously identifying which node in a two-node system has failed are described. The system includes two nodes and a fault-tolerant communication fabric. The fabric defines a plurality of communication paths connecting the two nodes, and fault-tolerant loop-back communication in which each node can send a message to itself utilizing at least one switch structure of the fabric. In addition, each of the two nodes includes logic for performing the service; logic for testing the functionality of the respective node; logic for sending test result messages to both nodes; fault-isolation logic for analyzing test result messages from both nodes; and logic for disabling the other node from performing the service only if the fault-isolation logic determines that the respective node is capable of successfully performing the service and also determines that the other node is incapable of successfully performing the service.
    Type: Grant
    Filed: May 23, 2008
    Date of Patent: August 31, 2010
    Assignee: Egenera, Inc.
    Inventors: Paul Michael Curtis, Maxim Gerard Smith
  • Patent number: 7761764
    Abstract: A system and method for self-test of an integrated circuit are disclosed. As one example, an integrated circuit is disclosed. The integrated circuit includes a digital signal processing chain, a random sequence generator coupled to an input of the digital signal processing chain, and a checksum calculator coupled to an output of the digital signal processing chain.
    Type: Grant
    Filed: January 12, 2007
    Date of Patent: July 20, 2010
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: William M. Hurley
  • Publication number: 20100138705
    Abstract: A system for operating a data storage device having a plurality of sectors and at least one port, each port having a transmitter and a receiver, is disclosed. In one embodiment the system includes coupling at least one of the transmitters to at least one of the receivers, providing power to the data storage device, detecting that the transmitter is coupled to the receiver, and executing code for exercising the data storage device.
    Type: Application
    Filed: February 2, 2010
    Publication date: June 3, 2010
    Applicant: DELL PRODUCTS L.P.
    Inventors: Charles Jarboe, Robert Clausen, Jeffrey C. Hailey, Mark Lindholm, Kevin Marks, Raymond McCormick
  • Patent number: 7730367
    Abstract: There is provided a method of testing a first device using a tester. The method includes receiving test data having a pattern by the first device from the tester; detecting the pattern of the test data by the first device; generating first data, by the first device, according to the pattern detected by the detecting; comparing the test data with the pattern detected by the detecting; determining errors in the test data, by the first device, based on the comparing; inserting the errors into the first data to generate error-inserted first data; and transmitting the error-inserted first data by the first device to the tester. The method may further include generating a first clock at the first device; wherein the transmitting uses the first clock for transmitting the error-inserted first data.
    Type: Grant
    Filed: October 25, 2007
    Date of Patent: June 1, 2010
    Assignee: Broadcom Corporation
    Inventor: Vasudevan Parthasarathy
  • Patent number: 7716540
    Abstract: A data storage device includes a plurality of sectors and a port, the port having a transmitter and a receiver. In one embodiment a method includes coupling the transmitter to receiver, providing power to the data storage device, detecting that the transmitter is coupled to the receiver, and executing code for exercising the data storage device.
    Type: Grant
    Filed: January 3, 2007
    Date of Patent: May 11, 2010
    Assignee: Dell Products L.P.
    Inventors: Charles Jarboe, Robert Clausen, Jeffrey C. Hailey, Mark Lindholm, Kevin Marks, Raymond McCormick
  • Patent number: 7712014
    Abstract: A testing circuit includes a signal generator operative to provide a control signal in response to a reference clock signal. The control signal may include both alignment and timing information operative to synchronize the timing and output of the signal generator with a device under test. A clock recovery instrument is electrically coupled to the signal generator. The clock recovery instrument generates the reference clock signal in response to a clock signal from the device under test. The reference clock signal is synchronized with the clock signal from the device under test such that signal generator operation is synchronized with the device under test independent of the behavior of the device under test.
    Type: Grant
    Filed: May 9, 2007
    Date of Patent: May 4, 2010
    Assignee: Synthesys Research, Inc.
    Inventor: Bent Hessen-Schmidt
  • Publication number: 20100077267
    Abstract: A memory system includes a memory controller with a plurality N of memory-controller blocks, each of which conveys independent transaction requests over external request ports. The request ports are coupled, via point-to-point connections, to from one to N memory devices, each of which includes N independently addressable memory blocks. All of the external request ports are connected to respective external request ports on the memory device or devices used in a given configuration. The number of request ports per memory device and the data width of each memory device changes with the number of memory devices such that the ratio of the request-access granularity to the data granularity remains constant irrespective of the number of memory devices.
    Type: Application
    Filed: November 30, 2009
    Publication date: March 25, 2010
    Applicant: Rambus Inc.
    Inventors: Richard E. Perego, Frederick A. Ware
  • Patent number: 7685489
    Abstract: A semiconductor integrated circuit includes: an input/output cell that is included in a path captured during propagation delay testing and that has an output-stage buffer on an output bus; and a terminal connected to the output bus and an input bus of the input/output cell. An external load or a testing device is connectable to the terminal. The input/output cell has a switching part that is capable of switching between a first path that loops back at an output side of the output-stage buffer and a second path that loops back at an input side of the output-stage buffer. The first path is selected during normal operation and the second path is selected during the propagation delay testing.
    Type: Grant
    Filed: September 25, 2007
    Date of Patent: March 23, 2010
    Assignee: Fujitsu Microelectronics Limited
    Inventors: Kazuhiro Takei, Koichi Otsuki
  • Patent number: 7681093
    Abstract: Redundant acknowledgment between agents performing a loopback test over bidirectional communications bus is described. In one example the acknowledgment is performed by initiating loopback communications from a first agent to a second agent, sending a packet including a redundant acknowledgment sequence from the first agent to the second agent, receiving the packet including the redundant acknowledgement sequence looped back from the second agent at the first agent, sending a test sequence from the first agent to the second agent, and receiving the test sequence looped back from the first agent.
    Type: Grant
    Filed: March 31, 2006
    Date of Patent: March 16, 2010
    Assignee: Intel Corporation
    Inventors: Tim Frodsham, Zale Schoenborn, Sanjay Dabral, Muraleedhara Navada
  • Patent number: 7676707
    Abstract: A device and a method for testing SAS channels which are applied to a plurality of pairs of SAS interfaces. The testing device includes a control terminal, a PCI-E microprocessor, a PCI-E-to-SAS adaptor, and a signal feedback module. The control terminal is used for selecting SAS channels and sending a control command; the PCI-E microprocessor is used for receiving the control command and sending a test signal to a PCI-E channel according to the control command; the PCI-E-to-SAS adaptor is used for converting a transmission signal between the PCI-E channel and the SAS channels; and the signal feedback module is used for connecting a first SAS interface to a second SAS interface in the SAS back plate. The PCI-E microprocessor compares whether the test signal sent to the first SAS channel is consistent with the test signal received from the second SAS interface.
    Type: Grant
    Filed: October 30, 2007
    Date of Patent: March 9, 2010
    Assignee: Inventec Corporation
    Inventors: Lei He, Quan-Jie Zheng, Jhih-Ren Jin, Jeff Song, Tom Chen, Win-Harn Liu
  • Patent number: 7673207
    Abstract: A semiconductor device that includes a module under test that is integrated with the semiconductor device, that receives an input signal from a test module, and that provides an output signal to at least one output terminal based on the input signal. An error detecting module is integrated with the semiconductor device, samples values of the output signal, and outputs the sampled values to the test module.
    Type: Grant
    Filed: June 15, 2007
    Date of Patent: March 2, 2010
    Assignee: Marvell International Ltd.
    Inventors: Masayuki Urabe, Akio Goto
  • Patent number: 7661039
    Abstract: A self-synchronizing data bus analyzer is provided which can include a generator linear feedback shift register (LFSR) to generate a first data set, and can include a receiver LFSR to generate a second data set. The data bus analyzer may also include a bit sampler to sample the first data set received through a data bus coupled to the generator LFSR and output a sampled first data set. A comparator can be included to compare the sampled first data set with the second data set generated by the receiver LFSR and provide a signal to the receiver LFSR to adjust a phase of the receiver LFSR until the second data set is substantially the same as the first data set.
    Type: Grant
    Filed: May 21, 2008
    Date of Patent: February 9, 2010
    Assignee: International Business Machines Corporation
    Inventors: Gerard Boudon, Didier Malcavet, David Pereira, Andre Steimle
  • Patent number: 7657799
    Abstract: Disclosed is a system and method for testing a dual mode interface. The dual mode interface includes a first strobe circuit and a second strobe circuit configured to be inoperable during a first operational mode of the interface and operable during a second operational mode of the interface. The dual mode interface also includes a first data circuit and a second data circuit configured to be operable during the first operational mode and the second operational mode. The dual mode interface also includes a signal line connecting an output of the second strobe circuit with an input of the first strobe circuit and a switch element configured to activate said signal line in response to receipt of a test signal.
    Type: Grant
    Filed: May 4, 2006
    Date of Patent: February 2, 2010
    Assignee: Agere Systems, Inc.
    Inventors: Yasser Ahmed, Robert Joseph Kapuschinsky, Ashok Khandelwal, Samuel Khoo, Lane A. Smith
  • Patent number: 7653844
    Abstract: In a communication system based on OSI (Open Systems Interconnection) Reference Model, a pattern body generation circuit of a transmitting device generates and outputs a jitter test pattern body for jitter test. A selector selects an output (frame data) of a transmitting-end upper circuit during normal communication and selects an output (pattern body) of the pattern body generation circuit during jitter test. A transmitting-end MAC circuit performs transmitting-end processing of a MAC layer on the data selected by the selector to thereby obtain a MAC frame. A receiving-end MAC circuit performs receiving-end processing of a MAC layer on a received frame in MAC frame format to thereby obtain a payload. A pattern body verification circuit verifies a pattern body that is a payload obtained by the receiving-end MAC circuit during jitter test against a corresponding pattern body before transmission.
    Type: Grant
    Filed: September 26, 2007
    Date of Patent: January 26, 2010
    Assignee: NEC Electronics Corporation
    Inventor: Kenichi Sasaki
  • Patent number: 7650540
    Abstract: A method according to one embodiment may include communicating, by a far end device with a near end device, using a Serial ATA (SATA) communications protocol; receiving, by the far end device, a SATA signal sequence having two bits, the state of which define at least one loopback mode; defining, by the far end device, a reserved and/or error state if both of the bits are set; and processing, by the far end device, the two bits together to determine if the two bits are in a state that defines at least one loopback mode or if the two bits are set. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
    Type: Grant
    Filed: July 21, 2006
    Date of Patent: January 19, 2010
    Assignee: Intel Corporation
    Inventors: Luke L. Chang, Pak-Lung Seto, Naichih Chang
  • Patent number: 7650553
    Abstract: An interface test can be performed by, for example, only a self apparatus when interface operation specifications are different between the self apparatus and an original connection partner apparatus. An LSI has a plurality of interfaces (IFs) for transmission/reception of data with an external device, and the LSI includes an emulation control unit for allowing one of the two of the plurality of IFs to perform an operation of emulating an IF of a connection partner device having operation specifications different from those of the LSI, when two IFs are connected to each other via a transmission line.
    Type: Grant
    Filed: December 29, 2005
    Date of Patent: January 19, 2010
    Assignee: Fujitsu Microelectronics Limited
    Inventor: Kazufumi Komura
  • Publication number: 20090292962
    Abstract: An integrated circuit 2 having a data receiver circuit 14 for a serial data signal also includes a test data generating circuit 24 for self-test purposes. The test generating circuit includes a filter circuit 230, 32, 34, 36 which processes an input test serial data signal to generate an output test serial data signal having enhanced inter-symbol interference for loopback to the data receiver circuit so as to test that data receiver circuit.
    Type: Application
    Filed: May 23, 2008
    Publication date: November 26, 2009
    Applicant: ARM Limited
    Inventors: Jason Thurston, Carl Thomas Gray
  • Patent number: 7620858
    Abstract: A loopback module is disclosed in which N differential High Speed Serial (HSS) digital data input channels are received and sent to a serial to parallel converter, whose output is M-bit wide parallel data. By doing so, the effective data rate is divided down by M to 1/M “fabric” speeds. If the channels contain an embedded clock, the clock is extracted. The parallel data is then sent to a non-blocking crossbar switch, which is able to route any of the N M-bit parallel data inputs to any of Q parallel data outputs by effectively utilizing one multiplexer for each parallel output. Each parallel data output of the crossbar is sent to a parallel to serial converter, whose output is a high speed serial output. Each high speed serial output is fed into a jitter generator circuit, and then to an output driver.
    Type: Grant
    Filed: July 6, 2006
    Date of Patent: November 17, 2009
    Assignee: Advantest Corporation
    Inventor: Eric Barr Kushnick
  • Patent number: 7620861
    Abstract: Embodiments of an apparatus and method for high-speed testing of a device under test are described herein, where the device under test is coupled to a tester via a limited passband communication channel. A plurality of test vector patterns is generated having characteristics such that when a given test vector pattern is transmitted electrically at a transmission rate via the communication channel, the test vector pattern has a frequency content that is less than the frequency content of a high frequency test vector pattern if the high frequency test vector pattern were to be transmitted electrically at the transmission rate via the communication channel, and such that the frequency content of each test vector pattern when transmitted electrically at the transmission rate via the communication channel falls within the passband associated with the communication channel.
    Type: Grant
    Filed: July 18, 2007
    Date of Patent: November 17, 2009
    Assignee: KingTiger Technology (Canada) Inc.
    Inventors: Bosco Chun Sang Lai, Sunny Lai-Ming Chang, Lawrence Wai Cheung Ho
  • Patent number: 7613125
    Abstract: Methods and apparatus for aligning the transmitters of two or more bidirectional ports of an integrated circuit (IC), particularly an application-specific IC (ASIC) or field-programmable gate array (FPGA). Misalignment of two or more transmitters is determined by the IC itself without the use of external test equipment. Receivers of the bidirectional ports whose transmitters are to be aligned are used by the IC to detect misalignment. Any misalignment of the receivers is also determined and either eliminated or taken into account when aligning the associated transmitters. Variants for ICs with and without internal loop-back capability and for ICs with and without differential outputs are described.
    Type: Grant
    Filed: December 28, 2005
    Date of Patent: November 3, 2009
    Assignee: Alcatel-Lucent USA Inc.
    Inventors: Franz Fidler, Praveen Kasireddy, Peter J. Winzer
  • Publication number: 20090265590
    Abstract: The present application describes a method and system for testing the compliance of a PCIE expansion system to verify that data signals transmitted through multiple data lanes in the expansion system comply with the PCIE requirements. The method for testing a PCIE expansion system comprises delivering the data signals from the data lanes to a compliance board that is configured to loop back at least a first portion of the data signals and transmit a complementary second portion of the data signals to a testing device, and testing a compliance of the second portion of the data signals with the PCIE requirements. The first portion of the data signals is then tested through a second compliance board that is configured to loop back the second portion of the data signals and transmit the first portion of the data signals to the testing device.
    Type: Application
    Filed: June 3, 2008
    Publication date: October 22, 2009
    Inventor: Yuan Li
  • Patent number: 7587202
    Abstract: In a mobile device having a primary baseband circuit and a secondary baseband circuit and an interface between the primary baseband circuit and a secondary baseband circuit, a method for testing the interface and primary and secondary baseband circuits comprising the steps of: setting the secondary baseband circuit into a loopback mode; sending a test signal from the primary baseband circuit to the secondary baseband circuit; receiving at the primary baseband circuit a second signal, the second signal being the first signal looped back from the secondary baseband circuit; and comparing the second signal with an expected result.
    Type: Grant
    Filed: September 7, 2004
    Date of Patent: September 8, 2009
    Assignee: Research In Motion Limited
    Inventor: Barry Steven Hazell
  • Patent number: 7571363
    Abstract: A phase comparator is used to test a device under test comprising an input/output (I/O) circuit by applying a signal to the device under test; extracting a phase signal from the phase comparator; and determining parametric information pertaining to the I/O circuit of the device under test from the phase signal.
    Type: Grant
    Filed: May 18, 2006
    Date of Patent: August 4, 2009
    Assignee: Agilent Technologies, Inc.
    Inventors: Hugh S. Wallace, Adrian Wan-Chew Seet, Klaus-Dieter Hilliges
  • Patent number: 7565587
    Abstract: Memory devices and methods of operating memory devices provide for using differing potentials during erase verify operations facilitate normal erase operations and subsequent erase check operations. Such apparatus and methods facilitate subsequent checks for data gain of erased memory cells using abbreviated procedures compared to normal erase operations.
    Type: Grant
    Filed: September 12, 2006
    Date of Patent: July 21, 2009
    Assignee: Micron Technology, Inc.
    Inventors: Giuliano Gennaro Imondi, Giovanni Naso
  • Patent number: 7546494
    Abstract: An apparatus for determining the amount of skew injected into a high-speed data communications system, including a plurality of lanes having a data bus per lane, relative to a reference lane, for system skew compensation. By knowing the relative amount of skew that each lane requires for alignment, an appropriate amount of skew is then injected on each lane to provide alignment and thus compliancy with the SFI-5 and SxI-5 standards, in terms of data skew specifications. The relative skew amounts for each transmitting lane are determined using dual loopback methods.
    Type: Grant
    Filed: August 3, 2006
    Date of Patent: June 9, 2009
    Assignee: Avalon Microelectronics Inc.
    Inventors: Wally Haas, Mutema John Pittman, Chuck Rumbolt
  • Patent number: 7529975
    Abstract: A method for testing a processor subassembly includes providing a computer system comprising subassemblies. Each subassembly includes processors having internal communication paths and ports that provide external communication paths to other subassemblies via a midplane circuit board. For each subassembly, a first port is connected to a second port via the midplane circuit board, thereby re-routing external communication paths back to the subassembly instead of to other subassemblies and allowing communication between the processors through external paths. Each subassembly can be tested one at a time.
    Type: Grant
    Filed: March 31, 2008
    Date of Patent: May 5, 2009
    Assignee: International Business Machines Corporation
    Inventor: Warren R. Davis
  • Publication number: 20090113258
    Abstract: There is provided a method of testing a first device using a tester. The method comprises receiving test data having a pattern by the first device from the tester; detecting the pattern of the test data by the first device; generating first data, by the first device, according to the pattern detected by the detecting; comparing the test data with the pattern detected by the detecting; determining errors in the test data, by the first device, based on the comparing; inserting the errors into the first data to generate error-inserted first data; and transmitting the error-inserted first data by the first device to the tester. The method may further comprise generating a first clock at the first device; wherein the transmitting uses the first clock for transmitting the error-inserted first data.
    Type: Application
    Filed: October 25, 2007
    Publication date: April 30, 2009
    Applicant: BROADCOM CORPORATION
    Inventor: Vasudevan Parthasarathy
  • Patent number: 7516374
    Abstract: A testing method includes selecting a low-pass filter by simulation, generating testing signals with the low-pass filter receiving output signals of an under-test circuit, and outputting the testing signals to an input of the under-test circuit for predetermined measurements. A testing circuit and testing method achieve the same jitter injection as conventional high-speed testing instruments, but save testing cost.
    Type: Grant
    Filed: June 21, 2006
    Date of Patent: April 7, 2009
    Assignee: VIA Technologies Inc.
    Inventors: Jimmy Hsu, Min-Sheng Lin
  • Patent number: 7506222
    Abstract: A system for phase tracking and equalization across a byte group for asymmetric control of high-speed bidirectional signaling includes a slave device and a master device that is coupled to the slave device via a plurality of bidirectional data paths. The master device may adaptively modify transmit characteristics based upon data eye information sent via one or more unidirectional data paths by the slave device. The data eye information may correspond to an edge position of data signal transitions received by the slave device on each data path of the plurality of bidirectional data paths. In addition, the master device may modify data path equalization coefficients within the master device for a grouping of the bidirectional data paths such as a byte group, for example, dependent upon the data eye information.
    Type: Grant
    Filed: March 6, 2006
    Date of Patent: March 17, 2009
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Gerald R. Talbot
  • Patent number: 7506234
    Abstract: A signature circuit in a semiconductor chip includes a signature program circuit configured to be programmed with signature information and to output a signature signal in response to the signature information; a signature output circuit configured to block the signature signal output by the signature program circuit during operation in a normal mode, and configured to pass the signature signal during operation in a test mode; and a pad-driving transistor directly coupled to the pad, configured to drive the pad during operation in the normal mode in response to an operation command, and configured to drive the pad during operation in the test mode in response to the signature signal output by the signature output circuit. The signature circuit outputs the signature information through a transistor for adjusting impedance to reduce a chip size by omitting an additional logic circuit for the signature circuit.
    Type: Grant
    Filed: June 22, 2006
    Date of Patent: March 17, 2009
    Assignee: Samsung Electronics Co., Ltd
    Inventors: Yu-Lim Lee, Sung-Hoon Kim
  • Patent number: 7502975
    Abstract: A data transmission apparatus comprises an estimation device to estimate a transmission condition of the transmission channel in the transmitter based on at least Jitter information or a packet loss rate obtained from the receiver, and a controller to change at least one of a bit rate of transmission data and a error resilience level according to the estimated transmission condition.
    Type: Grant
    Filed: May 30, 2007
    Date of Patent: March 10, 2009
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takeshi Nagai, Yoshihiro Kikuchi, Tadaaki Masuda
  • Patent number: 7500159
    Abstract: A data transmission apparatus comprises an estimation device to estimate a transmission condition of the transmission channel in the transmitter based on at least Jitter information or a packet loss rate obtained from the receiver, and a controller to change at least one of a bit rate of transmission data and a error resilience level according to the estimated transmission condition.
    Type: Grant
    Filed: May 30, 2007
    Date of Patent: March 3, 2009
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takeshi Nagai, Yoshihiro Kikuchi, Tadaaki Masuda
  • Patent number: 7496807
    Abstract: A data transmission apparatus comprises an estimation device to estimate a transmission condition of the transmission channel in the transmitter based on at least Jitter information or a packet loss rate obtained from the receiver, and a controller to change at least one of a bit rate of transmission data and a error resilience level according to the estimated transmission condition.
    Type: Grant
    Filed: May 30, 2007
    Date of Patent: February 24, 2009
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takeshi Nagai, Yoshihiro Kikuchi, Tadaaki Masuda
  • Patent number: 7486121
    Abstract: A method and apparatus are disclosed for generating a second clock signal, having a second effective clock frequency, from a first clock signal, having a first effective clock frequency. Clock pulses of the first clock signal are counted to generate a count value. When the count value reaches a predetermined blanking value, a blanking signal is generated. The blanking signal blanks at least one clock pulse of the first clock signal. The process is repeated multiple times at a predetermined rate corresponding to the predetermined blanking value to generate the second clock signal.
    Type: Grant
    Filed: September 9, 2004
    Date of Patent: February 3, 2009
    Assignee: Broadcom Corporation
    Inventors: Kang Xiao, Steve Thomas, Robert Holder, Timothy Chan