Abstract: The present invention provides a unified image and graphics processing system that provides both image and graphics processing at high speeds. The system includes a parallel vector processing unit, a graphics subsystem, a shared memory and a set of high-speed data buses for connecting all of the other components. Generally, the parallel vector processing unit includes a series of vector processors. Each processor includes a vector address generator for efficient generation of memory addresses for regular address sequences. In order to synchronize and control the vector processors' accesses to shared memory, the parallel vector processing unit includes shared memory access logic. The logic is incorporated into each vector processor. The graphics subsystem includes a series of polygon processors in a pipelined configuration. Each processor is connected in the pipeline by a first-in-first-out (FIFO) buffer for passing data results.
Type:
Grant
Filed:
August 2, 1993
Date of Patent:
November 14, 1995
Assignees:
Board of Regents of the University of Washington, Samsung Electronics
Inventors:
Thomas Alexander, Yongmin Kim, Hyunwook Park, Kil-Su Eo, Jing-Ming Jong