Patents Represented by Attorney David A. Cain
-
Patent number: 8302037Abstract: A differential system producing differential signals with offset cancellation utilizing a double differential input pair system is disclosed. It uses two parallel differential transistor pairs which are intentionally skewed. Nominally, the differential pairs are skewed in opposite direction from each, but with equal magnitude, so that the combination of the two differential pairs is nominally balanced. The current through each differential pair is then increased or decreased until any offset is sufficiently cancelled, using a selection means for providing an equi-potential value to first and second differential inputs in a calibration mode of the system and a comparison means for comparing first and second differential outputs in a calibration mode to determine the offset of the system.Type: GrantFiled: June 30, 2009Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Igor Arsovski, Anthony R Bonaccio, Hayden (Clay) Cranford, Jr., Joseph A Iadanza, Pradeep Thiagarajan, Sebastian T Ventrone, Benjamin T Voegeli
-
Patent number: 8120987Abstract: A random access memory circuit enabling a decodable sense amplifier array for power saving with column steering redundancy. A first decoder receives an input address and accesses at least one memory cell in the array and is capable of executing column steering redundancy. A master redundancy signal is triggered when column steering redundancy is requested. A plurality of sense amplifiers, wherein, each sense amplifier in the plurality of sense amplifiers is coupled to at least one memory cell in an array of memory cells. A second decoder receives the input address and selectively activates a first set of sense amplifiers of the plurality of sense amplifiers and selectively activates a second set of sense amplifiers in the plurality of amplifier only when the master redundancy signal is activated.Type: GrantFiled: January 5, 2010Date of Patent: February 21, 2012Assignee: International Business Machines CorporationInventors: Howard Pilo, Vinod Ramadurai
-
Patent number: 8037395Abstract: A Partially-Overlapped Block (POB) code used in an encoding and decoding method in which a plurality of different block codes are combined so that the block codes partially overlap one another. A method for recovering a plurality of packets by using a loss correction capability of this encoding method in which a larger number of packets than the number of added redundant packets per frame are recovered, by reusing redundant information of neighboring frames effectively, without increasing the asymptotic complexity of its decoding algorithm.Type: GrantFiled: July 3, 2007Date of Patent: October 11, 2011Assignee: International Business Machines CorporationInventors: Yasunao Katayama, Daiju Nakano
-
Patent number: 8027942Abstract: The method and circuits of the present invention aim to associate a complex component operator (CC_op) to each component of an input pattern presented to an input space mapping algorithm based artificial neural network (ANN) during the distance evaluation process. A complex operator consists in the description of a function and a set of parameters attached thereto. The function is a mathematical entity (either a logic operator e.g. match(Ai,Bi), abs(Ai?Bi), . . . or an arithmetic operator, e.g. >, <, . . . ) or a set of software instructions possibly with a condition. In a first embodiment, the ANN is provided with a global memory, common for all the neurons of the ANN, that stores all the CC_ops. In another embodiment, the set of CC_ops is stored in the prototype memory of the neuron, so that the global memory is no longer physically necessary. According to the present invention, a component of a stored prototype may now designate objects of different nature.Type: GrantFiled: September 12, 2001Date of Patent: September 27, 2011Assignee: International Business Machines CorporationInventors: Ghislain Imbert de Tremiolles, Pascal Tannhof
-
Patent number: 7962322Abstract: A design structure comprising elements that when processed in a computer-aided design system generates a machine-executable representation of a circuit that compensates for variances in the resistance of the buried resistor during operation of the integrated circuit using a waveform that is representative of the thermal characteristics of the buried resistor.Type: GrantFiled: June 9, 2008Date of Patent: June 14, 2011Assignee: International Business Machines CorporationInventors: Elie Awad, Mariette Awad, Kai Di Feng
-
Patent number: 7928812Abstract: Circuits and methods for automated real-time tuning of wide range frequency/delay voltage controlled oscillators (VCO) using a reset mechanism, to account for run-time variations such as power supply, temperature, reference clock frequency and input slew drift etc is described. It finds extensive applications in wide range, multi frequency band phase and delay locked loops. In one embodiment, an automated Jump-Down band switching structure and method for use in VCOs with a plurality of frequency bands is described. This involves monitoring the VCO's analog control voltage signal until it reaches a predetermined lower limit, at which time band switching to an overlapping lower frequency band is triggered by an internally generated reset signal, while simultaneously charging the analog control voltage to a limit in a pre-determined range of the lower band, to avoid phase detector malfunctions in the PLL/DLL system at lower control voltages during band switch.Type: GrantFiled: June 4, 2009Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Anjali R Malladi, Pradeep Thiagarajan
-
Patent number: 7895028Abstract: A design structure which enables e-fuse memory repair. The design structure uses a compressed bit string to generate another bit string based on a select value. The select value provides instructions to an encoding logic element, which generates a second bit string. For example, the select value may instruct the encoding logic to create a duplicate copy of each bit in the compressed bit string to generate a 2n-bit string. Once the fuses are programmed using the second bit string, the fuse values are read out as a third string, which is decoded by a decoding logic element according to the select value, thereby improving memory repair.Type: GrantFiled: July 10, 2007Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Darren Lane Anand, Michael Richard Ouellette, Michael Anthony Ziegerhofer
-
Patent number: 7886237Abstract: A method in a computer-aided design system for generating a functional design model of a circuit that compensates for changes in resistance of a buried resistor by using a waveform that is representative of the thermal characteristics of the buried resistor.Type: GrantFiled: June 9, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Elie Awad, Mariette Awad, Kai Di Feng
-
Patent number: 7884599Abstract: A hardware description language (HDL) design structure for performing device-specific testing and acquiring parametric data on integrated circuits, such that each chip can be tested individually without excessive test time requirements, additional silicon, or special test equipment. The HDL design structure includes a functional representation of at least one device test structure integrated into an IC design which tests a set of dummy devices that are identical or nearly identical to a selected set of devices contained in the IC. The test structures are integrated from a device under test (DUT) library according to customer requirements and design requirements. The functional representations of selected test structures are further prioritized and assigned to design elements within the design in order of priority. Placement algorithms use design, layout, and manufacturing requirements to place the selected functional representations of test structures into the final layout of the design.Type: GrantFiled: April 21, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Nazmul Habib, Robert McMahon, Troy Perry
-
Patent number: 7877712Abstract: A verification system disclosed herein uses the unique signatures of an IC to perform authentication of the IC after the IC is shipped to a customer. The verification system records the fingerprint and associated IC identifier with the fingerprint into a data structure. The data structure is supplied to the customer for use in the customer's own security systems. When an IC interfaces with the customer's system, the verification system requests the IC's identifier and selects a data structure corresponding to that IC identifier. The verification system then performs a test on the IC (e.g. remotely operates the IC at 1V), records the resulting data and compares the test results with the corresponding data in the data structure. If a predetermined condition is satisfied then the IC is verified to be authentic. If not, the verification system responds, for example, by flagging the customer's security system.Type: GrantFiled: May 7, 2007Date of Patent: January 25, 2011Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Edward Joseph Nowak
-
Patent number: 7816747Abstract: A detector for detecting electromagnetic waves, the detector having an antenna for receiving the electromagnetic waves, a semiconductor element, wherein a termination section of the semiconductor element establishes a termination resistor of the antenna, wherein the termination section is provided for heating a temperature-sensitive part of the semiconductor element, wherein the semiconductor element comprises a temperature-dependent characteristic that is dependent from the temperature of the temperature sensitive part and a measurement unit for measuring the temperature-dependent characteristic of the semiconductor element.Type: GrantFiled: July 6, 2007Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Thomas E. Morf, Martin Leo Schmatz, Jonas R. Weiss
-
Patent number: 7724565Abstract: A design structure embodied in a machine readable medium used in a design process for small signal sensing during a read operation of a static random access memory (SRAM) cell includes coupling a pair of complementary sense amplifier data lines to a corresponding pair of complementary bit lines associated with the SRAM cell, and setting a sense amplifier so as to amplify a signal developed on the sense amplifier data lines, wherein the bit line pair remains coupled to the sense amplifier data lines at the time the sense amplifier is set.Type: GrantFiled: September 6, 2007Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Geordie M. Braceras, Harold Pilo
-
Patent number: 7692990Abstract: A circuit for accessing a memory cell includes a local bitline and a local sense amplifier having a plurality of transistors. The local bitline may be connect the memory cell and the sense amplifier. A first global bitline may be connected to a first one of the plurality of transistors. A second global bitline may be connected to a second one of the plurality of transistors. A secondary sense amplifier may be connected to the first and second global bitlines. A design structure embodied in a machine readable medium used in a design process, includes such a circuit for accessing a memory cell.Type: GrantFiled: August 31, 2007Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventor: John E. Barth, Jr.
-
Patent number: 7646649Abstract: A memory system having a plurality of DRAMs which are selectively provided non-inverted or inverted signals. The DRAMs have the ability to accept non-inverted or inverted address/command signals from a register that drives a plurality of signals simultaneously. The system includes DRAM receivers with programmable input polarity and a register with programmable output polarity.Type: GrantFiled: November 18, 2003Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Bruce G. Hazelzet, Mark W. Kellogg, Darcie J. Rankin
-
Patent number: 7602635Abstract: A design structure for a static random access memory (SRAM) circuit includes first SRAM cell and a second SRAM cell that are configured to operate in a shared mode and/or an independent mode. In one example, a shared mode includes the sharing of a memory node of a first SRAM cell. In another example, an independent mode includes isolating a first SRAM cell from a second SRAM cell such that they operate independently.Type: GrantFiled: November 29, 2007Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Christopher J. Gonzalez, Vinod Ramadurai, Norman J. Rohrer