Patents Represented by Attorney, Agent or Law Firm Gideon Gimlan
-
Patent number: 8206508Abstract: A method controllably and sustainably creates an upwardly directed gradient of dropping temperatures in a wet treatment tank between a cooled and face down workpiece (e.g., an in-process semiconductor wafer) and a lower down heat source. A thermal fluid upwell containing thermally collapsible bubbles is then directed from the heat source to the face down workpiece. In one class of embodiments, bubble collapse energy release and/or bubble collapse locations are controlled so as to avoid exposing delicate features of the to-be-treated surface to damaging forces. In one class of embodiments the wet treatment includes ultra-cleaning of the work face. Cleaning fluids that are essentially free of predefined contaminates are upwelled to the to-be-cleaned surface and potentially contaminated after-flows are convectively directed away from the workpiece so as to prevent recontamination of the workpiece.Type: GrantFiled: February 7, 2008Date of Patent: June 26, 2012Inventor: Yehiel Gotkis
-
Patent number: 6769073Abstract: A computer system capable of a degree of fault tolerance is disclosed wherein a target software process is split into two instances, an advanced software process and a trailing software process. The advanced process runs ahead of the trailing process. Failure recognizing mechanisms are provided for detecting failure events experienced by the advanced instance of the process. If a failure is detected, fault-finding mechanisms are activated for identifying a position of a fault and attempting to fix the fault that led to the failure within the advanced process. After the advanced process successfully re-processes the previously failing part of its execution, the trailing software process is allowed to advance.Type: GrantFiled: April 5, 2000Date of Patent: July 27, 2004Inventor: Benjamin V. Shapiro
-
Patent number: 6748567Abstract: A system and method in accordance with the invention produces an ECC code that is transmitted in the y-bit domain along with data that is converted from a native x-bit domain to the y-bit domain. Such a system and method provides a representation of an ECC code that is part of a transmitted serial stream that allows clock recovery and that can use parity checking or other method to verify the integrity of the transmitted ECC code itself.Type: GrantFiled: May 1, 2001Date of Patent: June 8, 2004Assignee: ZettaCom, Inc.Inventors: Matthew D. Ornes, Christopher I. W. Norrie, Gene K. Chui
-
Patent number: 6653860Abstract: An improved, high density CPLD includes a plurality of macrocell sections. Each macrocell section can receive a relatively large number of independent input terms and can generate as a base cluster, at least as many as 5 different product term signals (PT's) therefrom. Part or all of the macrocell's local 5 PT's may be used for generating a local sum-of-products (SoP) signal in a local, first-level ORring operation. Additionally SoP's generated in neighboring macrocell sections may be selectively and incrementally cascaded (cross-laced) for supplemental summing into the local SoP signal. SoP signals of neighboring sections may be further selected in a sums sharing array for second level summing. The combination of the first-level cascading (cross-lacing) and second-level sums sharing provides a wide range of programmably selectable granulations including that of having relatively fast generation of a sum of just a few PT's (e.g.Type: GrantFiled: August 10, 2001Date of Patent: November 25, 2003Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Xiaojie (Warren) He, Claudia A. Stanley, Larry R. Metzger, Chong M. Lee
-
Patent number: 6650142Abstract: Structures and techniques are provided for allowing one or more of the following actions to occur within a Complex Programmable Logic Device (CPLD): (1) Elective use of a fast, allocator-bypassing path (e.g., a fast 5-PT path) in combination with in-block simple or super-allocation; (2) Elective use of an OSM-bypassing path for signals that do not need pin-consistency; (3) Automatic re-routing of output enable signals that corresponding to output signals which are re-routed for pin-consistency purposes; (4) Global distribution of globally-usable output enable signals; (5) Elective use of two-stage steering to develop complex sum-of-clusters terms where fast path or simple allocation will not be sufficient; and (6) Use of unidirectional super-allocation with stage-2 wrap-around in designs having about 24 or less macrocell units per logic block. Techniques are provided for concentrating the development of complex function signals (e.g.Type: GrantFiled: August 13, 2002Date of Patent: November 18, 2003Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Fabiano Fontana, Gilles M. Bosco
-
Patent number: 6621298Abstract: A Variable Grain Architecture is disclosed wherein Variable Grain Blocks (VGB's) are wedged together in mirror opposition to one another to define super-VGB structures. The super-VGB structures are arranged as a matrix within an FPGA device. Each VGB includes progressive function synthesizing layers for forming more complex function signals by folding together less complex function signals of preceding layers. A function spawning layer containing a set of function spawning lookup tables (LUT's) is provided near the periphery of the corresponding super-VGB structure. In one case, the function spawning layer is L-shaped and includes a symmetrical distribution of Configurable Building Blocks. A signal-acquiring layer interfaces with adjacent interconnect lines to acquire input terms for the LUT's and controls. A decoding layer is interposed between the signal-acquiring layer and the function spawning layer for providing strapping and intercept functions.Type: GrantFiled: March 4, 2002Date of Patent: September 16, 2003Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Herman M. Chang, Bradley A. Sharpe-Geisler, Giap H. Tran
-
Patent number: 6590415Abstract: A Variable Grain Architecture (VGA) is used for synthesizing from primitive building elements (CBE's) an appropriate amount of dynamic multiplexing capability for each given task. Unused ones of such Configurable Building Elements (CBE's) are reconfigured to carry out further logic functions in place of the dynamic multiplexing functions. Each CBE may be programmably configured to provide no more than a 2-to-1 dynamic multiplexer (2:1 DyMUX). The dynamically-selectable output of such a synthesized 2:1 DyMUX may then be output onto a shared interconnect line. Pairs of CBE's may be synthetically combined to efficiently define 4:1 DyMUX's with each such 4:1 multiplexer occupying a Configurable Building Block (CBB) structure. Pairs of CBB's may be synthetically combined to efficiently define 8:1 DyMUX's with each such synthesized 8:1 multiplexer occupying a vertically or horizontally-extending leg portion of an L-shaped, VGB structure (Variable Grain Block).Type: GrantFiled: April 23, 2001Date of Patent: July 8, 2003Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Bradley A. Sharpe-Geisler, Herman M. Chang, Bai Nguyen, Giap H. Tran
-
Patent number: 6567969Abstract: A programmable integrated circuit includes configurable logic blocks (CLB's), in which lookup tables are sandwiched between input multiplexing means and output multiplexing means such that the lookup tables can be used for implementing logic functions of different numbers of lookup input terms.Type: GrantFiled: August 4, 2000Date of Patent: May 20, 2003Assignee: Lattice Semiconductor CorporationInventors: Om Prakash Agrawal, Michael James Wright, Ju Shen
-
Patent number: 6526558Abstract: A Variable Grain Architecture (VGA) device includes a shared output component (SOC) that may be used for programmably-routing process result signals onto either or plural ones of differently directed longlines within an FPGA. Plural VGB's make shared use of each SOC to output respective function signals to the longlines. The SOC may be also used for programmably-routing signals (e.g., feedthrough signals) that are selectively acquired from either one of equivalent but differently positioned interconnect channels. Such freedom in routing VGB result signals or feedthrough signals can allow FPGA configuring software to explore a wider range of partitioning, placement and/or routing options for finding optimized implementations in the VGA FPGA device of various, supplied design specifications.Type: GrantFiled: December 8, 2000Date of Patent: February 25, 2003Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Bradley A. Sharpe-Geisler, Herman M. Chang, Bai Nguyen, Giap H. Tran
-
Patent number: 6470485Abstract: Configurable interconnect resources of field programmable gate arrays (FPGA's) are tested by configuring at least some of the lookup tables (LUT's), registers and input signal acquirers to implement one or more sequential state machines that feed back their current states via at least some of the interconnect conductors to the inputs of the LUT's. The fedback signals are decoded by the LUT's for defining next-states of the one or more sequential state machines. Each sequential state machine may be programmed to sequentially step through a number of unique states, where the unique states challenge capabilities of the interconnect conductors to toggle through combinations of different signal levels. The sequential state machines are exercised to sequentially step through plural ones of their unique states.Type: GrantFiled: October 18, 2000Date of Patent: October 22, 2002Assignee: Lattice Semiconductor CorporationInventors: Richard T. Cote, Brenda Nguyen, Xuan D. Pham, Bradley A. Sharpe-Geisler
-
Patent number: 6442644Abstract: A SLDRAM System is provided with a plurality of in-circuit, calibratable memory modules and a memory controller for issuing unicast and multicast command packets to the memory modules. Command packets are transmitted over a unidirectional command link that includes a complementary pair of command clock lines, a command FLAG line and a plurality of noncomplemented command bit lines. Each of the command clock lines, command bit lines and the FLAG line is a SLIO transmission line. Data transfer operations are carried out in response to the command packets over one or more bidirectional data links that each includes two complementary pairs of data clock lines, and a plurality of noncomplemented data bit lines. Each of the data clock lines and the data bit lines is a SLIO transmission line. Each SLIO transmission line is single-end terminated and preferably tapped into by way of stub resistors.Type: GrantFiled: August 10, 1998Date of Patent: August 27, 2002Assignee: Advanced Memory International, Inc.Inventors: David B. Gustavson, David V. James, Hans A. Wiggers, Peter B. Gillingham, Cormac M. O'Connell, Bruce Millar, Jean Crepeau, Kevin J. Ryan, Terry R. Lee, Brent Keeth, Troy A. Manning, Donald N. North, Desi Rhoden, Henry Stracovsky, Yoshikazu Morooka
-
Patent number: 6408389Abstract: A system is disclosed for controlling intelligible access to secured files by means of a user-memorized password in combination with a user-associated passport record. The passport record takes on two forms, one when it is physically secured within the workstation and a different second form when the passport record is in-transit. Log-in privileges are granted after a presented passport record passes a number of tests including digital signature authentication, and the ability to extract two different encrypted keys from the passport record. The in-transit record does not carry one of those two keys.Type: GrantFiled: December 5, 2000Date of Patent: June 18, 2002Assignee: Symantec CorporationInventors: David Grawrock, Shawn R. Lohstroh
-
Patent number: 6392253Abstract: A monolithically integrated, multi-layer device is fabricated with single crystal films of desired orientation grown from arrayed nucleation sites on amorphous and/or non-single crystal surfaces. Examples of devices which can be produced are CMOS and bipolar devices in single crystal (100) and (111) Si films on amorphous surfaces such as SiO2 or Si3N4 in processed ULSIC wafers. These devices can be integrated along the 3rd dimension. Thus, 3-dimensional IC's can be fabricated. Similarly, high performance CMOS devices in SiGe films, MESFET, HEMT and optical devices in compound semiconductor films, can be fabricated within processed ULSIC wafers. Further, Si—, GaAs—, and other compound semiconductor-based devices in the respective single crystal films with different orientations deposited selectively in a given level, and in multilevel IC's, can be manufactured.Type: GrantFiled: August 6, 1999Date of Patent: May 21, 2002Inventor: Arjun J. Saxena
-
Patent number: 6385899Abstract: A decorative plant stand is disclosed with integrated drainage and rotation features. A decorative exterior finish of the stands hides an interior support frame and drainage water collecting and storing subsystems. Wheels or other rotation means are hidden under a base portion of the stand for allowing the stand to be rotated for uniform lighting and ventilation. A shut-off valve is provided within the drainage water collecting subsystem so that the drainage water storing subsystem can be conveniently emptied without spillage.Type: GrantFiled: July 15, 1994Date of Patent: May 14, 2002Inventor: Sachiko Mary Treganza
-
Patent number: 6380759Abstract: A Variable Grain Architecture is disclosed wherein Variable Grain Blocks (VGB's) are wedged together in mirror opposition to one another to define super-VGB structures. The super-VGB structures are arranged as a matrix within an FPGA device. Each VGB includes progressive function synthesizing layers for forming more complex function signals by folding together less complex function signals of preceding layers. A function spawning layer containing a set of function spawning lookup tables (LUT's) is provided near the periphery of the corresponding super-VGB structure. In one case, the function spawning layer is L-shaped and includes a symmetrical distribution of Configurable Building Blocks. A signal-acquiring layer interfaces with adjacent interconnect lines to acquire input terms for the LUT's and controls. A decoding layer is interposed between the signal-acquiring layer and the function spawning layer for providing strapping and intercept functions.Type: GrantFiled: July 26, 2000Date of Patent: April 30, 2002Assignee: Vantis CorporationInventors: Om P. Agrawal, Herman M. Chang, Bradley A. Sharpe-Geisler, Giap H. Tran
-
Patent number: 6348813Abstract: An improved, scalable CPLD device has a two-tiered hierarchical switch construct comprised of a Global Switch Matrix (GSM) and an even number of Segment Switch Matrices (SSM's). An even number of Super Logic Blocks (SLB's) are coupled to each SSM. Each SSM and its SLB's define a segment that couples to the GSM. Each SLB has a relatively large number of inputs (at least 80) and can generate product term signals (PT's) that are products of independent input terms provided from the SSM to the SLB inputs. Some of the product terms generated within each SLB are dedicated to SLB-local controls. Each SLB has at least 32 macrocells and at least 16 I/O pads which feedback to both to the local SSM and the global GSM. 100% intra-segment connectivity is assured within each segment so that each segment can function as an independent, mini-CPLD. Each SSM has additional lines, dedicated for inter-segment (global) communications.Type: GrantFiled: November 22, 2000Date of Patent: February 19, 2002Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Claudia A. Stanley, Xiaojie (Warren) He, Larry R. Metzger, Robert A. Simon, Kerry A. Ilgenstein
-
Patent number: 6339828Abstract: A system is disclosed for controlling intelligible access to secured files by means of a user-memorized password in combination with a user-associated passport record. The passport record takes on two forms, one when it is physically secured within the workstation and a different second form when the passport record is in-transit. Log-in privileges are granted after a presented passport record passes a number of tests including digital signature authentication, and the ability to extract two different encrypted keys from the passport record. The in-transit record does not carry one of those two keys.Type: GrantFiled: May 3, 2000Date of Patent: January 15, 2002Assignee: Symantec CorporationInventors: David Grawrock, Shawn R. Lohstroh
-
Patent number: 6292930Abstract: A Variable Grain Architecture (VGA) includes a shared output component (SOC) that may be used for outputting different signals onto a shared longline within an FPGA. Plural VGB's make shared use of the SOC to out respective function signals to the shared longline.Type: GrantFiled: June 22, 2000Date of Patent: September 18, 2001Assignee: Vantis CorporationInventors: Om P. Agrawal, Bradley A. Sharpe-Geisler, Herman M. Chang, Giap H. Tran
-
Patent number: 6249144Abstract: A Variable Grain Architecture (VGA) is used for synthesizing from primitive building elements (CBE's) an appropriate amount of dynamic multiplexing capability for each given task. Unused ones of such Configurable Building Elements (CBE's) are reconfigured to carry out further logic functions in place of the dynamic multiplexing functions. Each CBE may be programmably configured to provide no more than a 2-to-1 dynamic multiplexer (2:1 DyMUX). The dynamically-selectable output of such a synthesized 2:1 DyMUX may then be output onto a shared interconnect line. Pairs of CBE's may be synthetically combined to efficiently define 4:1 DyMUX's with each such 4:1 multiplexer occupying a Configurable Building Block (CBB) structure. Pairs of CBB's may be synthetically combined to efficiently define 8:1 DyMUX's with each such synthesized 8:1 multiplexer occupying a vertically or horizontally-extending leg portion of an L-shaped, VGB structure (Variable Grain Block).Type: GrantFiled: September 25, 2000Date of Patent: June 19, 2001Assignee: Vantis CorporationInventors: Om P. Agrawal, Bradley A. Sharpe-Geisler, Herman M. Chang, Bai Nguyen, Giap H. Tran
-
Patent number: 4946699Abstract: A method is provided for producing bread of a good quality from dough preserved in a frozen state. In this method the dough is stretched while subjecting it to vibrations so that the dough can be stretched without imparting pressure exceeding the yield point of its elasticity. Thus the gluten network structure is unharmed. Then the dough is frozen for preserving. After a desired period of preservation the dough is baked. Since the dough does not become deflated, but expands further during the baking step, puffy and tasty bread results.Type: GrantFiled: June 30, 1988Date of Patent: August 7, 1990Assignee: Rheon Automatic Machinery Co., Ltd.Inventors: Minoru Kageyama, Mikio Kobayashi