Patents Represented by Attorney Griffiths & Seaton PLLC
-
Patent number: 8352762Abstract: A method of operating a storage system comprises detecting a cut in an external power supply, switching to a local power supply, preventing receipt of input/output commands, copying content of cache memory to a local storage device and marking the content of the cache memory that has been copied to the local storage device. When a resumption of the external power supply is detected, the method continues by charging the local power supply, copying the content of the local storage device to the cache memory, processing the content of the cache memory with respect to at least one storage volume and receiving input/output commands. When detecting a second cut in the external power supply, the system switches to the local power supply, prevents receipt of input/output commands, and copies to the local storage device only the content of the cache memory that is not marked as present.Type: GrantFiled: March 18, 2010Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Gordon D. Hutchison, Paul J. Quelch
-
Patent number: 8352835Abstract: Exemplary method, system, and computer program product embodiments for data verification in a storage system are provided. A read of data is asynchronously submitted to nonvolatile storage media. A read of a first checksum signature is submitted to a solid state, sidefile memory location of a storage controller in the storage subsystem. The first checksum signature is representative of the data previously written to the nonvolatile storage media. A second checksum signature is calculated from the read of the data. The first and second checksum signatures are compared. If a match is not determined, a critical event is reported.Type: GrantFiled: June 10, 2009Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventor: Liran Zvibel
-
Patent number: 8352691Abstract: Various embodiments for storage initialization and data destage in a computing storage environment are provided. At least a portion of data on a storage device is initialized using a background process, while one of simultaneously and subsequently destaging the at least the portion of the data to the storage device using a foreground process is performed. A persistent metadata bitmap, adapted to indicate whether the at least the portion of the data has been initialized, is staged to cache, the cache operable in the computing storage environment. The background process maintains a volatile bitmap indicating a status of the initialization of the at least the portion of the data in direct correspondence to the metadata bitmap. As the background process initializes the at least the portion of the data, an applicable bit on the persistent metadata bitmap is cleared and a corresponding bit is set on the volatile bitmap.Type: GrantFiled: August 17, 2010Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Ellen J. Grusy, Matthew J. Kalos, Kurt A. Lovrien, Matthew Sanchez
-
Patent number: 8342412Abstract: A transaction product includes an enclosure, an account identifier and an electrical circuit. The enclosure defines an aperture. The account identifier is at least one of connected to or enclosed within the enclosure and links the transaction product to an account or record. The account identifier is machine readable. The electrical circuit includes a flexible circuit member, wherein the flexible circuit member extends through the aperture defined by the enclosure such that a first portion of the flexible circuit member is coupled to an outside surface of the enclosure and a second portion of the flexible circuit member is positioned inside the enclosure. Other cards, products, assemblies and methods of using such cards, products and assemblies are also disclosed.Type: GrantFiled: October 8, 2010Date of Patent: January 1, 2013Assignee: Target Brands, Inc.Inventors: Mike Schacherer, Timothy P. Clegg, Primoz Samardzija, Ted C. Halbur
-
Patent number: 8347003Abstract: Systems and methods for creating, reading, and writing compressed data for use with a block mode access storage. The compressed data are packed into plurality of compressed units and stored in a storage logical unit (LU). One or more corresponding compressed units may be read and/or updated with no need of restoring the entire storage logical unit while maintaining de-fragmented structure of the LU.Type: GrantFiled: May 16, 2011Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Jonathan Amit, Noah Amit, Nadav Kedem
-
Patent number: 8347004Abstract: Systems and methods for creating, reading, and writing compressed data for use with a block mode access storage. The compressed data are packed into plurality of compressed units and stored in a storage logical unit (LU). One or more corresponding compressed units may be read and/or updated with no need of restoring the entire storage logical unit while maintaining de-fragmented structure of the LU.Type: GrantFiled: May 16, 2011Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Jonathan Amit, Noah Amit, Nadav Kedem
-
Patent number: 8347059Abstract: A method for data storage includes representing logical volumes by respective sets of pointers to physical partitions in which data used by the logical volumes is stored. One or more of the logical volumes are defined as provisionally deleted. A subset of the provisionally-deleted logical volumes is selected such that each logical volume in the subset has one or more private physical partitions whose data is used exclusively by that logical volume. One or more of the private physical partitions of the logical volumes in the subset are released for reallocation to another logical volume.Type: GrantFiled: August 15, 2008Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Haim Helman, Shemer Schwarz, Kariel Eliahu Sandler
-
Patent number: 8341367Abstract: A calculated factoring ratio is determined as a weighted ratio of current nominal data to physical data based on at least one storage capacity threshold and a used storage space currently physically consumed by one of backup and replication data. A maximal nominal estimated space in the computing storage environment is calculated. A remaining space, defined as the maximal nominal estimated space minus a current nominal space in the computing storage environment, is calculated. If the remaining space is one of equal and less than a user-configured reservation space for backup operations, data replication operations are accepted and stored in the computing storage environment.Type: GrantFiled: May 4, 2012Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Shay H. Akirav, Aviv Caro, Elena Drobchenko, Asaf K. Ekshtein, Dov N. Hepner, Ofer Leneman, Tzafrir Z. Taub
-
Patent number: 8340039Abstract: Various embodiments for deduplicated data processing congestion control in a computing environment are provided. In one such embodiment, a single congestion metric is determined from a sampling of a plurality of combined deduplicated data processing congestion statistics in a number of active deduplicated data processes. The congestion limit is calculated from a comparison of the single congestion metric to a congestion target setpoint, the congestion target setpoint being a virtual dimension setpoint and the congestion limit being a manipulated variable. The number of active deduplicated data processes is compared to the congestion limit. If the number of active deduplicated data processes is less than the congestion limit, a new deduplicated data process is spawned.Type: GrantFiled: May 4, 2010Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Shay H. Akirav, Yariv Bachar, Asaf Levy, Ehud Meiri
-
Patent number: 8338982Abstract: Exemplary embodiments adapted to distribute power from four input lines to a plurality of power supply units (PSUs) configured in an N+1 architecture are provided. In one such embodiment, a plurality of rectifier devices have first and second ends, each of the plurality of rectifier devices connected at the first end to one of the four input lines, and adapted to be bypassed by a first relay in a first operating mode and provide rectified input current in a second operating mode. A plurality of second relays is connected between each of the second ends of the plurality of rectifier devices. The plurality of second relays are adapted to be closed in the second operating mode to sum the rectified input current from each of the plurality of rectifier devices in a single node connecting each of the plurality of PSUs.Type: GrantFiled: March 10, 2010Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Jiwu Duan, Steven M. Groff, Trung Le
-
Patent number: 8341444Abstract: A method for minimizing power consumption in a computer server is provided. Collected data for an event is compared with an entry in a power consumption table. A power reduction mechanism is triggered if the collected data and the entry are within a specified range. The power consumption table is updated with the collected data if the collected data and the entry are not within the specified range.Type: GrantFiled: February 11, 2008Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Deanna Brown, Lourdes M. Gee, Nhu T. Nguyen, Evan T. Webster
-
Patent number: 8341025Abstract: A retail system enabling a first party to purchase a gift and to deliver the gift to a second party comprises a retailer computer and a communication network enabling a user device to communicate with the retailer computer. The retailer computer is programmed to provide a gift website accessible by the first party via the user device and includes a merchandise module and a delivery module. The merchandise module enables the first party to purchase a gift. The delivery module is adapted to receive an e-mail address or pseudonym of the second party from the first party, to procure shipping addresses associated with the e-mail address or pseudonym, to enable the first party to select one of the shipping addresses, and to cause the gift to be shipped to the selected shipping address without revealing the selected shipping address to the first party. Other systems and methods are also disclosed.Type: GrantFiled: September 18, 2009Date of Patent: December 25, 2012Assignee: Target Brands, Inc.Inventors: Gerald L. Storch, Gregg A. Kromrey
-
Patent number: 8327786Abstract: A personal watercraft system includes a watercraft, a frame, and a cover. The watercraft includes a deck and a hull and defines a hatch providing access to a cargo hold. The frame is coupled with the watercraft and defines a channel on a side of the hatch and a cavity in communication with the channel. The cover includes a fabric portion and a rod extending along and coupled with a side margin thereof. The cover is secured to the personal watercraft on an opposite side of the hatch. When compression is applied to the rod, the rod flexes to fit within the channel aligning an end of the rod with the cavity. When the compression is subsequently removed from the rod, the rod returns to its original length and the end of the rod slides into the cavity securing the cover to entirely cover the hatch.Type: GrantFiled: February 8, 2010Date of Patent: December 11, 2012Inventor: Keith Morris
-
Patent number: 8330548Abstract: A novel and useful apparatus and related method for on-chip measurement of the clock to output delay of a latch within an integrated circuit. The delay measurement mechanism enables measuring the time delay from the transition of the clock input to the data output of a latch. The output delay of the on-chip latch is measured by making the latch delay part of a ring oscillator and measuring its frequency of oscillation. A latch based delay stage is used to construct the ring oscillator in which a delayed short pulse derived from the input edge is used as the trigger for the latch. The latched ring oscillator mechanism of the invention can be used to measure the clock to output (C2Q) delay of on-chip latch devices.Type: GrantFiled: August 20, 2010Date of Patent: December 11, 2012Assignee: International Business Machines CorporationInventor: Israel A. Wagner
-
Patent number: 8332589Abstract: Method, system, and computer program product embodiments for, in a computing storage environment for destaging data from nonvolatile storage (NVS) to a storage unit, identifying working data on a stride basis by a processor device are provided. A multi-update bit is established for each stride in a modified cache. The multi-update bit is adapted to indicate at least one track in a working set. A schedule of destage scans is configured based on a plurality of levels of urgency. A destage operation is performed based on at least one of a number of strides examined by the destage scans, whether the multi-update bit is set, and whether an emergency level of the plurality of levels of urgency is active.Type: GrantFiled: September 29, 2010Date of Patent: December 11, 2012Assignee: International Business Machines CorporationInventors: Brent C. Beardsley, Michael T. Benhase, Lokesh M. Gupta, Joseph S. Hyde, II, Sonny E. Williams
-
Patent number: D672605Type: GrantFiled: May 9, 2012Date of Patent: December 18, 2012Assignee: Target Brands, Inc.Inventors: Amanda Miller, Kent D. Katterheinrich
-
Patent number: D672641Type: GrantFiled: August 11, 2011Date of Patent: December 18, 2012Assignee: Target Brands, Inc.Inventor: Carl A. Bulls, Jr.
-
Patent number: D672995Type: GrantFiled: July 20, 2011Date of Patent: December 25, 2012Assignee: Target Brands, Inc.Inventor: Melissa Diaz
-
Patent number: D673813Type: GrantFiled: May 9, 2012Date of Patent: January 8, 2013Assignee: Target Brands, Inc.Inventors: Stacy Abel, Amanda Miller
-
Patent number: D673817Type: GrantFiled: August 24, 2011Date of Patent: January 8, 2013Inventor: Brian Wessels