Patents Represented by Attorney Jacqueline J. Garner
-
Patent number: 8253193Abstract: An integrated circuit containing an MOS transistor with a trenched gate abutting an isolation dielectric layer over a drift region. The body well and source diffused region overlap the bottom surface of the gate trench. An integrated circuit containing an MOS transistor with a first trenched gate abutting an isolation dielectric layer over a drift region, and a second trenched gate located over a heavily doped buried layer. The buried layer is the same conductivity type as the drift region. A process of forming an integrated circuit containing an MOS transistor, which includes an isolation dielectric layer over a drift region of a drain of the transistor, and a gate formed in a gate trench which abuts the isolation dielectric layer. The gate trench is formed by removing substrate material adjacent to the isolation dielectric layer.Type: GrantFiled: January 14, 2011Date of Patent: August 28, 2012Assignee: Texas Instruments IncorporatedInventors: Marie Denison, Sameer Pendharkar, Binghua Hu, Taylor Rice Efland, Sridhar Seetharaman
-
Patent number: 8253205Abstract: An integrated circuit (IC) includes a plurality of compressively strained PMOS transistors. The IC includes a substrate having a semiconductor surface. A gate stack is formed in or on the semiconductor surface and includes a gate electrode on a gate dielectric, wherein a channel region is located in the semiconductor surface below the gate dielectric. A source and a drain region is opposing sides of the gate stack. At least one compressive strain inducing region including at least one specie selected from Ge, Sn and Pb is located in at least a portion of the source and drain regions of the PMOS transistors, wherein the strain inducing region provides ?1010 dislocation lines/cm2 and an active concentration of the compressive strain inducing specie that is above a solid solubility limit for the compressive strain inducing specie in the compressive strain inducing region.Type: GrantFiled: January 28, 2011Date of Patent: August 28, 2012Assignee: Texas Instruments IncorporatedInventor: Amitabh Jain
-
Patent number: 8232158Abstract: An integrated circuit with a core PMOS transistor formed in a first n-well and an isolated DENMOS (iso-DENMOS) transistor formed in a second n-well where the depth and doping of the first and second n-wells are the same. A method of forming an integrated circuit with a core PMOS transistor formed in a first n-well and an iso-DENMOS transistor formed in a second n-well where the depth and doping of the first and second n-wells are the same.Type: GrantFiled: June 28, 2010Date of Patent: July 31, 2012Assignee: Texas Instruments IncorporatedInventors: Kamel Benaissa, Greg C. Baldwin, Vineet Mishra, Ananth Kamath
-
Patent number: 8216945Abstract: A method for controlling the flatness of a wafer between lithography pattern levels. A first lithography step is performed on a topside semiconductor surface of the wafer. Reference curvature information is obtained for the wafer. The reference curvature is other than planar. At least one process step is performed that results in a changed curvature relative to the reference curvature. The changed curvature information is obtained for the wafer. Stress on a bottomside surface of the wafer is modified that reduces a difference between the changed curvature and the reference curvature. A second lithography step is performed on the topside semiconductor surface while the modified stress distribution is present.Type: GrantFiled: April 9, 2010Date of Patent: July 10, 2012Assignee: Texas Instruments IncorporatedInventors: Steven L. Prins, Brian K. Kirkpatrick, Amitabh Jain
-
Patent number: 8219351Abstract: One embodiment relates to a computer method for aligning wafers processed in a semiconductor fabrication facility. In the method, a first arrangement of dies having a common functionality level is identified on a first wafer. A first alignment signature is assigned to the first wafer based on the first arrangement. A second arrangement of dies having the common functionality level is identified on a second wafer. A second alignment signature is assigned to the second wafer based on the second arrangement. The first alignment signature is compared to the second alignment signature, and the first and second wafers are selectively aligned based on a result of the comparison. Other systems and methods are also disclosed.Type: GrantFiled: February 4, 2009Date of Patent: July 10, 2012Assignee: Texas Instruments IncorporatedInventors: Douglas Edmund Paradis, Karl Lynn Kenney
-
Patent number: 8216913Abstract: Adding nitrogen to the Si—SiO2 interface at STI sidewalls increases carrier mobility in MOS transistors, but control of the amount of nitrogen has been problematic due to loss of the nitrogen during liner oxide growth. This invention discloses a method of forming STI regions which have a controllable layer of nitrogen atoms at the STI sidewall interface. Nitridation is performed on the STI sidewalls by exposure to a nitrogen-containing plasma, by exposure to NH3 gas at high temperatures, or by deposition of a nitrogen-containing thin film. Nitrogen is maintained at a level of 1.0·1015 to 3.0·1015 atoms/cm2, preferably 2.0·1015 to 2.4·1015 atoms/cm2, at the interface after growth of a liner oxide by adding nitrogen-containing gases to an oxidation ambient. The density of nitrogen is adjusted to maximize stress in a transistor adjacent to the STI regions. An IC fabricated according to the inventive method is also disclosed.Type: GrantFiled: December 24, 2008Date of Patent: July 10, 2012Assignee: Texas Instruments IncorporatedInventors: Hiroaki Niimi, Elisabeth Marley
-
Patent number: 8202773Abstract: A PMOS transistor is disclosed which includes a nitrogen containing barrier to oxygen diffusion between a gate dielectric layer and a metal gate in the PMOS transistor, in combination with a low oxygen region of the metal gate in direct contact with the nitrogen containing barrier and an oxygen rich region of the metal gate above the low oxygen content metal region. The nitrogen containing barrier may be formed by depositing nitrogen containing barrier material on the gate dielectric layer or by nitridating a top region of the gate dielectric layer. The oxygen rich region of the metal gate may be formed by depositing oxidized metal on the low oxygen region of the metal gate or by oxidizing a top region of the low oxygen region of the metal gate.Type: GrantFiled: August 31, 2009Date of Patent: June 19, 2012Assignee: Texas Instruments IncorporatedInventors: Hiroaki Niimi, Huang-Chun Wen
-
Patent number: 8200461Abstract: Simulation method and system for analyzing the stability of a modeled electronic circuit. Simulation of the transient response to a desired input stimulus is performed in a piece-wise fashion, in a sequence of transient time points. At one or more user-specified time points (“tpunch” points) within the transient interval, the state of the circuit in the transient response at that time point is applied to the model as if it were a DC operating point, and the small-signal stability of the circuit under those conditions is analyzed. Transient instability of the circuit is thus discovered by way of simulation, allowing the designer to determine the cause and cure of that instability.Type: GrantFiled: September 24, 2009Date of Patent: June 12, 2012Assignee: Texas Instruments IncorporatedInventor: Gang Peter Fang
-
Patent number: 8198105Abstract: The present invention provides a reticle 100 for use in a lithographic process. The reticle, in one embodiment, includes a patterned layer 110 located over a reticle substrate. The reticle 100 may further include a test pattern 130 located over the reticle substrate, wherein a portion of the test pattern 130 is within a step-distance of a portion of the patterned layer. In this embodiment, a variance in the test pattern is indicative of a variance in the patterned layer.Type: GrantFiled: July 30, 2003Date of Patent: June 12, 2012Assignee: Texas Instruments IncorporatedInventors: Hyesook Hong, Zhiliu Ma, John K. Wright
-
Patent number: 8198184Abstract: An integrated circuit having a gate dielectric layer (414, 614, 814) having an improved nitrogen profile and a method of fabrication. The gate dielectric layer is a graded layer with a significantly higher nitrogen concentration at the electrode surface than near the substrate surface. An amorphous silicon layer (406) may be deposited prior to nitridation to retain the nitrogen concentration at the top surface (416). Alternatively, a thin silicon nitride layer (610) may be deposited after anneal or a wet nitridation process may be performed.Type: GrantFiled: September 30, 2009Date of Patent: June 12, 2012Assignee: Texas Instruments IncorporatedInventors: James Joseph Chambers, Hiroaki Niimi, Luigi Colombo
-
Patent number: 8183137Abstract: The disclosure provides a semiconductor device and method of manufacture therefore. The method for manufacturing the semiconductor device, in one embodiment, includes forming a layer of gate electrode material over a layer of gate dielectric material, wherein the layer of gate dielectric material is positioned over a substrate (210). This method further includes patterning the layer of gate electrode material and the layer of gate dielectric material into an NMOS gate structure (230), wherein the NMOS gate structure (230) includes an NMOS gate dielectric (240) and an NMOS gate electrode (250). This method further includes forming n-type source/drain regions (710) within the substrate (210) proximate the NMOS gate structure (230), and siliciding the NMOS gate electrode (250) to form a silicided gate electrode (1110, 1210). This method additionally includes placing a p-type dopant within the layer of gate electrode material or the NMOS gate electrode (250) prior to or concurrently with siliciding.Type: GrantFiled: May 23, 2007Date of Patent: May 22, 2012Assignee: Texas Instruments IncorporatedInventors: Mark Visokay, Jorge Adrian Kittl
-
Patent number: 8183117Abstract: An integrated circuit including one or more transistors in which source and drain regions are formed as embedded silicon-germanium (eSiGe). Guard ring structures in the integrated circuit are formed in single-crystal silicon, rather than in eSiGe. In one example, p-channel MOS transistors have source/drain regions formed in eSiGe, while the locations at which p-type guard rings are formed are masked from the recess etch and the eSiGe selective epitaxy. Defects caused by concentrated crystal strain at the corners of guard rings and similar structures are eliminated.Type: GrantFiled: August 18, 2010Date of Patent: May 22, 2012Assignee: Texas Instruments IncorporatedInventor: Gregory Charles Baldwin
-
Patent number: 8154101Abstract: A high voltage diode in which the n-type cathode is surrounded by an uncontacted heavily doped n-type ring to reflect injected holes back into the cathode region for recombination or collection is disclosed. The dopant density in the heavily doped n-type ring is preferably 100 to 10,000 times the dopant density in the cathode. The heavily doped n-type region will typically connect to an n-type buried layer under the cathode. The heavily doped n-type ring is optimally positioned at least one hole diffusion length from cathode contacts. The disclosed high voltage diode may be integrated into an integrated circuit without adding process steps.Type: GrantFiled: August 7, 2009Date of Patent: April 10, 2012Assignee: Texas Instruments IncorporatedInventors: Sameer P. Pendharkar, Binghua Hu
-
Patent number: 8138074Abstract: A method of forming an IC includes forming a first and a second gate portion using a poly mask. The first portion includes a first active poly gate having a line width W1 over an end of a first active area framed by a first active area edge and a first adjacent active field poly feature having a line width 0.8W1 to 1.3W1 in a first field region. The first field poly feature has a horizontal portion and a first extension portion along a gate width direction extending over the first active area edge having a first minimum spacing (S1). The second gate portion includes a second active poly gate over an end of a second active area framed by a second active area edge electrically connected to a second field poly feature in a second field region having a horizontal portion and a second extension portion along a gate width direction extending over the second active area edge having a second minimum spacing (S2). A dummy field poly feature is between the second active poly gate and the second field poly feature.Type: GrantFiled: November 4, 2010Date of Patent: March 20, 2012Assignee: Texas Instruments IncorporatedInventor: James Walter Blatchford
-
Patent number: 8134204Abstract: A drain extended MOS (DEMOS) transistor with an element of field oxide separating the drain contact from the gate, and a compensation region of opposite polarity in the drain under the gate, is disclosed. The inventive DEMOS may be fabricated in a CMOS IC without adding any process steps. Both n-channel and p-channel versions may be fabricated in CMOS ICs with an n-type buried layer. Furthermore, the inventive transistor may be fabricated in an IC built in an SOI wafer. The width of the compensation region may be varied across multiple instances of the inventive DEMOS transistor to provide a capability for handling multiple signals with different voltage levels in the same IC without adding fabrication steps. The compensation region may be biased by a control voltage to modulate the depletion of the drain extension and provide a capability for handling multiple signal voltage levels in a single transistor.Type: GrantFiled: August 6, 2009Date of Patent: March 13, 2012Assignee: Texas Instruments IncorporatedInventors: Kamel Benaissa, Hisashi Shichijo
-
Patent number: 8134212Abstract: An n-type isolation structure is disclosed which includes an n-type BISO layer in combination with a shallow n-well, in an IC. The n-type BISO layer is formed by implanting n-type dopants into a p-type IC substrate in addition to a conventional n-type buried layer (NBL), prior to growth of a p-type epitaxial layer. The n-type dopants in the BISO implanted layer diffuse upward from the p-type substrate to between one-third and two-thirds of the thickness of the p-type epitaxial layer. The shallow n-type well extends from a top surface of the p-type epitaxial layer to the n-type BISO layer, forming a continuous n-type isolation structure from the top surface of the p-type epitaxial layer to the p-type substrate. The width of the n-type BISO layer may be less than the thickness of the epitaxial layer, and may be used alone or with the NBL to isolate components in the IC.Type: GrantFiled: August 10, 2009Date of Patent: March 13, 2012Assignee: Texas Instruments IncorporatedInventors: Pinghai Hao, Seetharaman Sridhar, James Robert Todd
-
Patent number: 8134382Abstract: A semiconductor wafer includes a plurality of integrated circuit (IC) die areas for accommodating IC die that include at least a first subcircuit having at least one matched component portion that includes at least two matched devices. The first subcircuit is arranged in a layout on the IC die. A plurality of scribe line areas having a scribe line width dimension are interposed between the plurality of IC die areas. At least one subcircuit-based test module (TM) is positioned within the scribe line areas, wherein the subcircuit-based TMs implement a schematic for the first subcircuit with a TM layout that copies the layout on the IC die for at least the two matched devices in the matched component portion and alters the layout on the IC die for a portion of the first subcircuit other than the matched devices in matched component portion to fit the TM layout of the first subcircuit within the scribe line width dimension.Type: GrantFiled: April 15, 2010Date of Patent: March 13, 2012Assignee: Texas Instruments IncorporatedInventors: Tathagata Chatterjee, Joseph P. Ramon, Patricia Vincent
-
Patent number: 8129246Abstract: The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer (110) beneath the gate dielectric (50) and source and drain regions (80) of a MOS transistor. The carbon containing layer (110) will prevent the diffusion of dopants into the region (40) directly beneath the gate dielectric layer (50).Type: GrantFiled: January 13, 2011Date of Patent: March 6, 2012Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. Babcock, Angelo Pinto, Scott Balster, Alfred Haeusler, Gregory E. Howard
-
Patent number: 8129248Abstract: In the method of producing bipolar transistor structures in a semiconductor process, an advanced epitaxial trisilane process can be used without the risk of poly stringers being formed. A base window is structured in a polycrystalline silicon layer covered with an oxide layer, and a further step is epitaxial growing of a silicon layer in the base window from trisilane. The window structuring is performed in a sequence of anisotropic etch and isotropic ash steps, thereby creating stepped and inwardly sloping window edges. Due to the inwardly sloping side walls of the window, the epitaxially grown silicon layer is formed without inwardly overhanging structures, and the cause of poly stringers forming is thus eliminated.Type: GrantFiled: July 9, 2010Date of Patent: March 6, 2012Assignee: Texas Instruments IncorporatedInventors: Thomas Scharnagl, Berthold Staufer
-
Patent number: 8129089Abstract: The present invention provides a blended solvent for solubilizing an ultraviolet photoresist. The blended solvent comprises a mixture of from about 5 vol % to about 95 vol % of a first solvent, wherein the first solvent comprises a cyclic ester. A balance of the mixture comprises a second solvent, wherein the second solvent comprises a volatile organic liquid.Type: GrantFiled: January 6, 2010Date of Patent: March 6, 2012Assignee: Texas Instruments IncorporatedInventors: Mark H. Somervell, Benjamen M. Rathsack, David C. Hall