Patents Represented by Attorney, Agent or Law Firm Manny W. Schecter, Esq.
-
Patent number: 6654949Abstract: This invention describes a system and method for monitoring the execution of hybrid source code such as JavaServer Pages (JSP) code. The system comprises a page compiler, which is called by a server for translating JSP code into a servlet for execution by the server. The page compiler during translation of the JSP code inserts instrumentation in the compiled JSP code for supporting execution tracing by an execution monitor. The execution monitor receives outputs from the page compiler, the servlet and the raw JSP code for displaying selected information about the execution of the JSP code to the developer on a graphical user interface. The execution monitor thus allows the developer to view the correlation between the JSP code, the servlet code and the HTML code that is generated by the servlet.Type: GrantFiled: November 30, 1999Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: Michael L. Fraenkel, Christopher H. Gerken, Arthur G. Ryman, Patsy S. H. Yu, Siu C. Yuen
-
Patent number: 6647544Abstract: This invention provides a method and system for debugging hybrid source code such as JavaServer Pages (JSP) code. The method comprises the steps of running a server within a virtual machine instance; reading a hybrid source code file into a page compiler and compiling the hybrid source code to produce a servlet source code; intercepting and loading the servlet source code into a debugger, before execution by the Web server. Using an HTML browser as client to the Web server which in turn is running in the development environment to thereby debug the JSP code in real-time. In a preferred embodiment, the load class in the page compiler is replaced to redirect the compiled source to the debugger.Type: GrantFiled: November 10, 1999Date of Patent: November 11, 2003Assignee: International Business Machines CorporationInventors: Arthur B. Ryman, Sheldon B. Wosnick
-
Patent number: 6633892Abstract: This invention discloses a system and method for archiving files in an archive file that provides customized entry names for the archived files. The system and method comprise: receiving into a memory a byte representation of a file from an archive file and an entry name of the file from the archive file; and creating a meta-object for the file including the byte representation of the file and the entry name of the file.Type: GrantFiled: November 2, 1999Date of Patent: October 14, 2003Assignee: International Business Machines CorporationInventors: Victor S. Chan, Shirley S. Chiang, David K. Stokes, Leonard W. Theivendra
-
Patent number: 6591277Abstract: Methods and apparatus for persisting objects to a database are disclosed. A set of meta-level objects (120) are defined, each object also having defined a persistence strategy. Each object also has a set of attributes which have their own respective persistence strategy. An object also can have an association with other objects each carrying respective persistence and attribute definitions. Upon a persistence request occurring, a run-time instance of an object is created carrying attributes and attached persistence strategies. The instantiated object is then executed. By defining objects, attributes and persistence strategies at a meta-level that only are populated at run-time, they each are able to be readily modified to give effect to a desired change in persistence strategy, including which attributes are to be persisted.Type: GrantFiled: December 27, 2000Date of Patent: July 8, 2003Assignee: International Business Machines CorporationInventors: John Stanley Spence, Stephen Kurlow
-
Patent number: 6586058Abstract: The invention provides novel equipment packages, principally for portable equipment such as laptop computers, which provide decoupling, damping and shock isolation of acceleration sensitive components within the packages. Two principal embodiments are disclosed. In the flexible shell embodiment, a plurality of flexible fillers are attached to a flexible shell and a plurality of objects or components are attached to the fillers. In the flexible chassis embodiment, a plurality of objects or components are mounted to the flexible chassis to form an assembly and a plurality of flexible fillers are attached to the chassis to form the complete package. One design methodology employs a decoupled simple harmonic oscillator (SHO) model to optimize the shock response behavior. A second design methodology uses a deterministic method (finite element method) to establish the parameters for the filler and shell materials.Type: GrantFiled: January 13, 1997Date of Patent: July 1, 2003Assignee: International Business Machines CorporationInventor: Karl-Friedrich Etzold
-
Patent number: 6577418Abstract: An optical switch for a network having a plurality of nodes, includes a switch coupled to communications links used for input and output in which a plurality of wavelengths are used to carry traffic on a communications link, and a controller, coupled to the switch, for controlling the operation of the switch by implementing a routing protocol, and implementing a labeling protocol to associate a wavelength with a route table destination. The controller controls the switch to direct the various wavelengths of traffic from an input link to an appropriate output link as determined by the routing protocol and the labeling protocol.Type: GrantFiled: November 4, 1999Date of Patent: June 10, 2003Assignee: International Business Machines CorporationInventor: Richard Harold Boivie
-
Patent number: 6537886Abstract: A method for fabricating an ultra-shallow semiconductor junction using a high energy co-implantation step; a low energy dopant implantation step, and a fast isothermal annealing step is provided. Microelectronics devices such as FET and CMOS devices containing said ultra-shallow semiconductor junction is also provided herein.Type: GrantFiled: June 11, 2001Date of Patent: March 25, 2003Assignee: International Business Machines CorporationInventor: Kam Leung Lee
-
Patent number: 6519765Abstract: Java language is, as its specification, capable of detecting an access exceeding an array range, and when there is no user-defined exception handler, moving control to an invoked method after getting out of a method in which an exception occurred, or when there is a user-defined exception handler, moving the process to the exception handler. Accordingly, an array range check is essential since occurrence of an exception may be described as a correct operation. However, an array range check slows execution speed compared with a language which does not require it. In an actual program, there is an array access to ensure that there is no access exceeding a range, and thus elimination of such redundant range checks greatly contributes to improved performance, and in addition, brings about an effect of expanding the range of optimization from the viewpoint of ensuring order of execution between occurrence of an exception and a process with a side effect such as an assignment of a value to an array.Type: GrantFiled: July 9, 1999Date of Patent: February 11, 2003Assignee: International Business Machines CorporationInventors: Motohiro Kawahito, Toshiaki Yasue, Hideaki Komatsu
-
Patent number: 6516460Abstract: Methods, systems and articles of manufacture comprising a computer usable medium having computer readable program code means therein are provided for debugging multiple related processes simultaneously and more particularly provided for debugging multiple related processes simultaneously from one instance of a debugger. Being able to debug processes simultaneously in one instance of a debugger gives the user more control in recreating the specific ordering of events that generate a failure in processing. Further, being able to debug processes simultaneously from the same instance of a debugger provides usability gains and convenience by, for example, allowing the user to view information flowing between processes and the states of the processes.Type: GrantFiled: August 31, 1999Date of Patent: February 4, 2003Assignee: International Business Machines CorporationInventors: Eduardus Antonius Theodorus Merks, David Paul Olshefski
-
Patent number: 6515957Abstract: Ferroelectric thin films can hold non-volatile memories with bit sizes down to 30 nm at room temperature. This invention provides a data storage system that preferably comprises an electrically conducting rotatable hard disk substrate having a ferroelectric storage layer that comprises storage cells which can be written and read along concentric recording tracks, a pivoted servo arm with a free end for movement across the recording tracks. The free end of the servo arm includes both a write head, consisting of an electrically conducting tip, and a read head, consisting of a field effect transistor (FET), held close to the disk surface. The FET has a gate electrode and is positioned on the servo arm with the gate electrode held close to the ferroelectric surface of the disk during read operations of the data storage system. Read and write operations can be performed with standard semiconductor technologies in combination with existing magnetic hard-disk servo-control architecture.Type: GrantFiled: October 6, 1999Date of Patent: February 4, 2003Assignee: International Business Machines CorporationInventors: Dennis M. Newns, Jonathan Z. Sun
-
Patent number: 6504173Abstract: The present invention is directed to a method of fabricating a dual gate structure for use in FET devices wherein the dual gate structure comprises a bottom gate that is substantially a mirror image of the top gate. The method utilizes a shallow trench isolation process for the purpose of planarization and gate alignment. Also disclosed is a dual gate structure which is fabricated utilizing the method of the present invention.Type: GrantFiled: January 9, 2001Date of Patent: January 7, 2003Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Li-Kong Wang
-
Patent number: 6470494Abstract: This invention relates to the loading of classes in programming environments, and in particular, Java programming environments. This invention discloses a system and method that permits dynamic loading of classes during the execution of Java programs. This invention allows for classes to be loaded despite the fact that such classes may not reside in the current path or working directory within a Java programming environment. This invention also discloses a system and method for archiving files in an archive file that provides customized entry names for the archived files.Type: GrantFiled: November 29, 1999Date of Patent: October 22, 2002Assignee: International Business Machines CorporationInventors: Victor S. Chan, Shirley S. Chiang, David K. Stokes, Leonard W. Theivendra
-
Patent number: 6453380Abstract: In a system in which data are stored in an interleaved fashion in a memory consisting of a plurality of memory banks, a method and means are provided for mapping a given address into a memory bank and an internal memory bank address. Lookup table means (LUT1; LUT2) are provided for furnishing not only a bank number but also a part (MSP) of the internal bank address, in response to selected portions (X, Y) from the given address, while the remainder (LSP) of the internal bank address is directly taken from the given address. Two implementations are disclosed in which either two lookup tales are provided, or two sections in a single lookup table, for separately generating the bank number and a part of the internal bank address. Another implementation provides two lookup tables which are accessed sequentially and which provide different intermediate outputs (m, n, p, q, r) which are selectively combined (B, C) to obtain bank number as well as part of the internal bank address.Type: GrantFiled: January 18, 2000Date of Patent: September 17, 2002Assignee: International Business Machines CorporationInventor: Jan Van Lunteren
-
Patent number: 6426012Abstract: A three-part etching process is employed to selectively pattern exposed magnetic film layers of a magnetic thin film structure. The magnetic structure to be etched includes at least one bottom magnetic film layer and at least one top film layer which are separated by a tunnel barrier layer. The three-part etching process employs various etching steps that selective removing various layers of the magnetic thin film structure stopping on the tunnel barrier layer. The first etching step selective removes any surface oxide that may be present in the passivating layer that is formed on the top magnetic thin film layer, the second etching step selectively removes portions of the passivating layer and the third etching step selectively removes a portion of the exposed magnetic film layer of the structure stopping on the tunnel barrier layer.Type: GrantFiled: August 24, 2000Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Eugene John O'Sullivan, Alejandro Gabriel Schrott
-
Patent number: 6427154Abstract: The present invention relates to a method of delaying space allocation for parallel copying garbage collection in a data processing system comprising a memory divided in a current area (from-space) used by at least a program thread during current program execution and reserve area (to-space), and wherein a copying garbage collection is run in parallel by several collector threads, the garbage collection consisting in stopping the program threads and flipping the roles of the current area and reserved area before copying into the reserved area the live objects stored in the current area.Type: GrantFiled: August 2, 2000Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Elliot K. Kolodner, Erez Petrank