Patents Represented by Attorney Michale J. Femal
  • Patent number: 4912623
    Abstract: A multiple processor communications system including a control processor and a scan processor having its own program counter enabling the efficient execution of subroutines. The scan processor directly accesses a compiled user memory which contains its operating program and also directly accesses the image memory which contains the input and output data to perform the computations required by the program. The system includes error codes for distinguishing various error conditions including collision error conditions indicating illegal commands to the scan processor when it is scanning and parity errors in the compiled user memory and in the image memory.
    Type: Grant
    Filed: April 11, 1988
    Date of Patent: March 27, 1990
    Assignee: Square D Company
    Inventors: Glen W. Rantala, Donald R. Janke