Patents Represented by Attorney Rahul D. Engineer
-
Patent number: 8193641Abstract: A transistor gate comprises a substrate having a pair of spacers disposed on a surface, a high-k dielectric conformally deposited on the substrate between the spacers, a recessed workfunction metal conformally deposited on the high-k dielectric and along a portion of the spacer sidewalls, a second workfunction metal conformally deposited on the recessed workfunction metal, and an electrode metal deposited on the second workfunction metal. The transistor gate may be formed by conformally depositing the high-k dielectric into a trench between the spacers on the substrate, conformally depositing a workfunction metal atop the high-k dielectric, depositing a sacrificial mask atop the workfunction metal, etching a portion of the sacrificial mask to expose a portion of the workfunction metal, and etching the exposed portion of the workfunction metal to form the recessed workfunction metal. The second workfunction metal and the electrode metal may be deposited atop the recessed workfunction metal.Type: GrantFiled: May 9, 2006Date of Patent: June 5, 2012Assignee: Intel CorporationInventors: Willy Rachmady, Brian McIntyre, Michael K. Harper, Subhash M. Joshi
-
Patent number: 8120073Abstract: A trigate device having an extended metal gate electrode comprises a semiconductor body having a top surface and opposing sidewalls formed on a substrate, an isolation layer formed on the substrate and around the semiconductor body, wherein a portion of the semiconductor body remains exposed above the isolation layer, and a gate stack formed on the top surface and opposing sidewalls of the semiconductor body, wherein the gate stack extends a depth into the isolation layer, thereby causing a bottom surface of the gate stack to be below a top surface of the isolation layer.Type: GrantFiled: December 31, 2008Date of Patent: February 21, 2012Assignee: Intel CorporationInventors: Titash Rakshit, Stephen M. Cea, Jack T Kavalieros, Ravi Pillarisetty
-
Patent number: 8093584Abstract: A self-aligned replacement metal gate QWFET device comprises a III-V quantum well layer formed on a substrate, a III-V barrier layer formed on the quantum well layer, a III-V etch stop layer formed on the III-V barrier layer, a III-V source extension region formed on the III-V etch stop layer and having a first sidewall, a source region formed on the III-V source extension region and having a second sidewall, a III-V drain extension region formed on the III-V etch stop layer and having a third sidewall, a drain region formed on the III-V drain extension region and having a fourth sidewall, a conformal high-k gate dielectric layer formed on the first, second, third, and fourth sidewalls and on a top surface of the etch stop layer, and a metal layer formed on the high-k gate dielectric layer.Type: GrantFiled: December 23, 2008Date of Patent: January 10, 2012Assignee: Intel CorporationInventors: Marko Radosavljevic, Benjamin Chu-Kung, Mantu K. Hudait, Ravi Pillarisetty
-
Patent number: 8012878Abstract: A two-stage method to remove a metal layer from a substrate surface comprises using a CMP process to remove a first portion of the metal layer from the substrate surface, and using an ALV process to remove a second portion of the copper layer from the substrate surface. The ALV process comprises pulsing a co-reactant into a reactor housing the substrate, wherein the co-reactant reacts with the metal layer to form a volatile metal-containing product, and then evacuating the reactor to volatize and remove the metal-containing product.Type: GrantFiled: June 30, 2007Date of Patent: September 6, 2011Assignee: Intel CorporationInventors: Adrien R. Lavoie, Harsono S. Simka
-
Patent number: 8013401Abstract: A method for carrying out a replacement metal gate process comprises providing a transistor in a reactor, wherein the transistor includes a gate stack, removing at least a portion of the gate stack to expose a surface of a barrier layer, causing a temperature of the reactor be less than or equal to 150° C., introducing methylpyrrolidine:alane (MPA) proximate to the surface of the barrier layer, and carrying out a CVD process to deposit aluminum metal on the barrier layer using a bottom-up deposition mechanism.Type: GrantFiled: March 15, 2007Date of Patent: September 6, 2011Assignee: Intel CorporationInventors: Adrien R. Lavoie, Mark Doczy
-
Patent number: 7982311Abstract: An apparatus comprises a semiconductor substrate having a device layer, a plurality of metallization layers, a passivation layer, and a metal bump formed on the passivation layer that is electrically coupled to at least one of the metallization layers. The apparatus further includes a solder limiting layer formed on the passivation layer that masks an outer edge of the top surface of the metal bump, thereby making the outer edge of the top surface non-wettable to a solder material.Type: GrantFiled: December 19, 2008Date of Patent: July 19, 2011Assignee: Intel CorporationInventor: Kevin J. Lee
-
Patent number: 7972909Abstract: An embodiment of the present invention is a technique to prevent reliability failures in semiconductor devices. A trench is patterned in a polyimide layer over a guard ring having a top metal layer. A passivation layer is etched at bottom of the trench. A capping layer is deposited on the trench over the etched passivation layer. The capping layer and the top metal layer form a mechanical strong interface to prevent a crack propagation.Type: GrantFiled: April 17, 2009Date of Patent: July 5, 2011Assignee: Intel CorporationInventors: Nicole Meier Chang, George J. Korsh, Shafqat Ahmed, John Nugent, Ed Nabighian
-
Patent number: 7973389Abstract: A method of forming an isolated tri-gate semiconductor body comprises patterning a bulk substrate to form a fin structure, depositing an insulating material around the fin structure, recessing the insulating material to expose a portion of the fin structure that will be used for the tri-gate semiconductor body, depositing a nitride cap over the exposed portion of the fin structure to protect the exposed portion of the fin structure, and carrying out a thermal oxidation process to oxidize an unprotected portion of the fin structure below the nitride cap. The oxidized portion of the fin isolates the semiconductor body that is being protected by the nitride cap. The nitride cap may then be removed. The thermal oxidation process may comprise annealing the substrate at a temperature between around 900° C. and around 1100° C. for a time duration between around 0.5 hours and around 3 hours.Type: GrantFiled: November 10, 2009Date of Patent: July 5, 2011Assignee: Intel CorporationInventors: Rafael Rios, Jack Kavalieros, Stephen M. Cea
-
Patent number: 7968976Abstract: An embodiment of the present invention is a technique to prevent reliability failures in semiconductor devices. A trench is patterned in a polyimide layer over a guard ring having a top metal layer. A passivation layer is etched at bottom of the trench. A capping layer is deposited on the trench over the etched passivation layer. The capping layer and the top metal layer form a mechanical strong interface to prevent a crack propagation.Type: GrantFiled: March 18, 2010Date of Patent: June 28, 2011Assignee: Intel CorporationInventors: Nicole Meier Chang, George J. Korsh, Shafqat Ahmed, John M. Nugent, Ed Nabighian
-
Patent number: 7883951Abstract: A semiconductor device and a method for forming it are described. The semiconductor device comprises a metal NMOS gate electrode that is formed on a first part of a substrate, and a silicide PMOS gate electrode that is formed on a second part of the substrate.Type: GrantFiled: November 2, 2006Date of Patent: February 8, 2011Assignee: Intel CorporationInventors: Justin K. Brask, Mark L. Doczy, Jack Kavalieros, Matthew V. Metz, Chris E. Barns, Uday Shah, Suman Datta, Christopher D. Thomas, Robert S. Chau
-
Patent number: 7732285Abstract: A method of forming a transistor with self-aligned source and drain extensions in close proximity to a gate dielectric layer of the transistor comprises forming a gate stack on a substrate, implanting a dopant into regions of the substrate adjacent to the gate stack, wherein the dopant increases the etch rate of the substrate and defines the location of the source and drain extensions, forming a pair of spacers on laterally opposite sides of the gate stack that are disposed atop the doped regions of the substrate, etching the doped regions of the substrate and portions of the substrate subjacent to the doped regions, wherein an etch rate of the doped regions is higher than an etch rate of the portions of the substrate subjacent to the doped regions, and depositing a silicon-based material in the etched portions of the substrate.Type: GrantFiled: March 28, 2007Date of Patent: June 8, 2010Assignee: Intel CorporationInventors: Bernhard Sell, Tahir Ghani, Anand Murthy, Harry Gomez
-
Patent number: 7704858Abstract: A method for forming a nickel silicide layer on a MOS device with a low carbon content comprises providing a substrate within an ALD reactor and performing an ALD process cycle to form a nickel layer on the substrate, wherein the ALD process cycle comprises pulsing a nickel precursor into the reactor, purging the reactor after the nickel precursor, pulsing a mixture of hydrogen and silane into the reactor, and purging the reactor after the hydrogen and silane pulse. The ALD process cycle can be repeated until the nickel layer reaches a desired thickness. The silane used in the ALD process functions as a getterer for the advantageous carbon, resulting in a nickel layer that has a low carbon content. The nickel layer may then be annealed to form a nickel silicide layer with a low carbon content.Type: GrantFiled: March 29, 2007Date of Patent: April 27, 2010Assignee: Intel CorporationInventors: Michael L. McSwiney, Matthew V. Metz
-
Patent number: 7687911Abstract: A method for forming a silicon alloy based barrier layer comprises providing a substrate having a dielectric layer including a trench, placing the substrate in a reactor, and carrying out a process cycle, wherein the process cycle comprises introducing a silicon containing precursor into the reactor, introducing a metal containing precursor into the reactor, and introducing a co-reactant into the reactor, wherein the silicon, metal, and co-reactant react to form a silicon alloy layer that is conformally deposited on a bottom and a sidewall of the trench.Type: GrantFiled: September 7, 2006Date of Patent: March 30, 2010Assignee: Intel CorporationInventors: Juan E. Dominguez, Adrien R. Lavoie
-
Patent number: 7598142Abstract: A CMOS device having dual-epi channels comprises a first epitaxial region formed on a substrate, a PMOS device formed on the first epitaxial region, a second epitaxial region formed on the substrate, wherein the second epitaxial region is formed from a different material than the first epitaxial region, an NMOS device formed on the second epitaxial region, and electrical contacts coupled to the PMOS and NMOS devices, wherein the electrical contacts are self-aligned.Type: GrantFiled: March 15, 2007Date of Patent: October 6, 2009Inventors: Pushkar Ranade, Keith E. Zawadzki
-
Patent number: 7598560Abstract: A hetero-BiMOS injection system comprises a MOSFET transistor formed on a substrate and a hetero-bipolar transistor formed within the substrate. The bipolar transistor can be used to inject charge carriers into a floating gate of the MOSFET transistor. This is done by operating the MOSFET transistor to form an inversion layer in its channel region and operating the bipolar transistor to drive minority charge carriers from the substrate into a floating gate of the MOSFET transistor. The substrate provides a silicon emitter and a silicon germanium containing base for the bipolar transistor. The inversion layer provides a silicon collector for the bipolar transistor.Type: GrantFiled: March 30, 2007Date of Patent: October 6, 2009Inventors: Jack T. Kavalieros, Suman Datta, Robert S. Chau, David L. Kencke
-
Patent number: 7585615Abstract: A composite photoresist comprises a photoresist material and a filler material dispersed within the photoresist material, wherein the filler material includes a plurality of nanoparticles. The photoresist material may comprise an acrylic-based photoresist, a novolak-based photoresist, a polyhydroxystyrene-based photoresist, a SLAM, or a BARC. The filler material may comprise base-soluble styrene-butadiene rubber nanospheres, nitrile-butadiene rubber nanospheres, polystyrene-based nanoparticles, acrylic-based nanoparticles, or inorganic nanoparticles. The nanoparticles may have an average diameter that is between around 10 nm and around 1000 nm and may have a loading in the photoresist material that is between around 5% and 50%. The composite photoresist may be used to form die-side metal bumps for use in a C4 connection that have a roughened sidewall surface but a smooth top surface.Type: GrantFiled: July 27, 2006Date of Patent: September 8, 2009Assignee: Intel CorporationInventors: Kurt Schultz, Kevin J. Lee, Michael D. Goodner, Shane Nolen
-
Patent number: 7566661Abstract: A method of forming an EL-Cu enhanced noble metal layer begins with providing a semiconductor substrate in a reaction chamber, wherein the semiconductor substrate includes a trench etched into a dielectric layer. Next, an organometallic precursor containing a noble metal and a reactive gas are pulsed into the reaction chamber proximate to the semiconductor substrate where they react to form a noble metal layer directly on the dielectric layer within the trench. The substrate is then moved into an electroless plating bath and an electroless plating process deposits a copper seed layer onto the noble metal layer. The substrate is then removed from the plating bath.Type: GrantFiled: May 22, 2006Date of Patent: July 28, 2009Inventor: Adrien R. Lavoie
-
Patent number: 7560756Abstract: The present invention is a semiconductor device comprising a carbon nanotube body having a top surface and laterally opposite sidewalls formed on a substrate. A gate dielectric layer is formed on the top surface of the carbon nanotube body and on the laterally opposite sidewalls of the carbon nanotube body. A gate electrode is formed on the gate dielectric on the top surface of the carbon nanotube body and adjacent to the gate dielectric on the laterally opposite sidewalls of the carbon nanotube body.Type: GrantFiled: October 25, 2006Date of Patent: July 14, 2009Assignee: Intel CorporationInventors: Robert S. Chau, Brian S. Doyle, Jack Kavalieros, Douglas Barlage, Suman Datta
-
Patent number: 7560380Abstract: A method of forming a metal interconnect for an integrated circuit includes depositing a barrier layer on a dielectric layer having a trench formed therein, depositing an adhesion layer on the barrier layer, depositing a metal layer on the adhesion layer, removing the metal layer using a CMP process until at least a portion of the adhesion layer is exposed, and removing portions of the adhesion layer and the barrier layer sited substantially outside of the trench using a dissolution process. The dissolution process applies an electrolyte solution to those portions of the adhesion layer and the barrier layer sited substantially outside of the trench to dissolve and remove them.Type: GrantFiled: October 27, 2006Date of Patent: July 14, 2009Assignee: Intel CorporationInventors: Tatyana N. Andryushchenko, Anne E. Miller
-
Patent number: 7550385Abstract: A method for forming a metal carbide layer begins with providing a substrate, an organometallic precursor material, at least one doping agent such as nitrogen, and a plasma such as a hydrogen plasma. The substrate is placed within a reaction chamber; and heated. A process cycle is then performed, where the process cycle includes pulsing the organometallic precursor material into the reaction chamber, pulsing the doping agent into the reaction chamber, and pulsing the plasma into the reaction chamber, such that the organometallic precursor material, the doping agent, and the plasma react at the surface of the substrate to form a metal carbide layer. The process cycles can be repeated and varied to form a graded metal carbide layer.Type: GrantFiled: September 30, 2005Date of Patent: June 23, 2009Assignee: Intel CorporationInventors: Adrien R. Lavoie, Valery M. Dubin, Juan E. Dominguez, Kevin P. O'Brien, Steven W. Johnston, John D. Peck, David M. Thompson, David W. Peters