Patents Represented by Attorney, Agent or Law Firm Richard K. Huffman
-
Patent number: 7358775Abstract: Dynamic logic register including evaluation logic, delay logic, latching logic, and a keeper circuit. The evaluation logic evaluates a logic function based on data input. The logic function evaluates to either a first state or a second state. The delay logic generates a kill signal, where the kill signal is a delayed version of a clock signal, and where the delay between the clock and kill signals comprises a hold time, and where the hold time is shortened when the logic function evaluates to the first state. The latching logic is responsive to the clock and kill signals and the state of pre-charged node, and controls the state of an output node based on the state of a pre-charged node during an evaluation period between an operative edge of the clock signal and the next edge of the kill signal, and otherwise presents a tri-state condition to said output node.Type: GrantFiled: January 14, 2006Date of Patent: April 15, 2008Assignee: Via Technologies, Inc.Inventor: Raymond A. Bertram
-
Patent number: 7358758Abstract: The present invention provides a technique for enabling multiple devices to be interfaced together over a bus that requires dynamic impedance controls. In one embodiment, an apparatus is provided for enabling a multi-device environment on a bus, where the bus requires active termination impedance control. The apparatus includes a first node and multi-processor logic. The first node receives an indication that a corresponding device is at a physical end of the bus or that the corresponding device is an internal device. The multi-processor logic is coupled to the first node. The multi-processor logic controls how a second node is driven according to the indication, where the second node is coupled to the bus.Type: GrantFiled: June 2, 2006Date of Patent: April 15, 2008Assignee: Via Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 7348806Abstract: A non-inverting dynamic register includes a domino stage, a mux, and an output stage. The domino stage evaluates a logic function based on at least one input data signal and a pulsed clock signal, and opens an evaluation window when the pulsed clock signal goes high, and pulls a pre-charged node low if it evaluates, and keeps the pre-charged node high if it fails to evaluate. The mux pulls a feedback node low if the pre-charged node goes low during the evaluation window, and pulls the feedback node high if the pre-charged node is high during the evaluation window. The output stage is coupled to the pre-charged node and the feedback node. The output stage provides an output signal based on states of the pre-charged and the feedback nodes.Type: GrantFiled: August 11, 2006Date of Patent: March 25, 2008Assignee: Via Technologies, Inc.Inventors: James R. Lundberg, Raymond A. Bertram
-
Patent number: 7328328Abstract: An apparatus and method are provided for extending a microprocessor instruction set to specify non-temporal memory references at the instruction level. The apparatus includes translation logic and extended execution logic. The translation logic translates an extended instruction into a micro instruction sequence. The extended instruction has an extended prefix and an extended prefix tag. The extended prefix specifies a non-temporal access for a memory reference prescribed by the extended instruction, where the non-temporal access cannot be specified by an existing instruction from an existing instruction set. The extended prefix tag indicates the extended prefix, where the extended prefix tag is an otherwise architecturally specified opcode within the existing instruction set. The extended execution logic is coupled to the translation logic. The extended execution logic receives the micro instruction sequence, and executes the non-temporal access to perform the memory reference.Type: GrantFiled: August 22, 2002Date of Patent: February 5, 2008Assignee: IP-First, LLCInventors: G. Glenn Henry, Rodney E. Hooker, Terry Parks
-
Patent number: 7321243Abstract: A P-domino register has a domino stage, a write stage, an inverter, a high keeper path, a low keeper path, and an output stage. The domino stage evaluates a logic function based on at least one input data signal and a pulsed clock signal. The pulsed clock signal lags a symmetric clock signal. The domino stage pre-discharges a pre-discharged node low when the symmetric clock signal is high and opens an evaluation window when the pulsed clock signal goes low, and pulls the pre-discharged node high if it evaluates, and keeps the pre-discharged node low if it fails to evaluate. The output stage provides an output signal based on states of the pre-discharged node and a second preliminary output node.Type: GrantFiled: June 16, 2006Date of Patent: January 22, 2008Assignee: Via Technologies, Inc.Inventors: Imran Qureshi, Raymond A. Bertram
-
Patent number: 7321910Abstract: The present invention provides an apparatus and method for performing cryptographic operations on a plurality of input data blocks within a processor. In one embodiment, an apparatus for performing cryptographic operations is provided. The apparatus includes a cryptographic instruction and execution logic. The cryptographic instruction is received by logic within a processor, wherein said cryptographic instruction prescribes one of the cryptographic operations. The execution logic is coupled to said logic. The execution logic performs the one of the cryptographic operations.Type: GrantFiled: September 29, 2003Date of Patent: January 22, 2008Assignee: IP-First, LLCInventors: Thomas A. Crispin, G. Glenn Henry, Terry Parks
-
Patent number: 7317339Abstract: An N-domino register has a domino stage, a write stage, an inverter, a high keeper path, a low keeper path, and an output stage. The domino stage evaluates a logic function based on at least one input data signal and a pulsed clock signal. The pulsed clock signal lags a symmetric clock signal. The domino stage pre-charges a pre-charged node high when the symmetric clock signal is low and opens an evaluation window when the pulsed clock signal goes high, and pulls the pre-charged node low if it evaluates, and keeps the pre-charged node high if it fails to evaluate. The output stage provides an output signal based on states of the pre-charged node and a second preliminary output node.Type: GrantFiled: June 16, 2006Date of Patent: January 8, 2008Assignee: Via Technologies, Inc.Inventors: Imran Qureshi, Raymond A. Bertram
-
Patent number: 7315921Abstract: An apparatus and method are provided for extending a microprocessor instruction set to allow for selective override of memory traits at the instruction level. The apparatus includes translation logic and extended execution logic. The translation logic translates an extended instruction into a micro instruction sequence. The extended instruction has an extended prefix and an extended prefix tag. The extended prefix specifies a memory trait for a memory reference prescribed by the extended instruction, where the memory trait for the memory reference cannot be specified by an existing instruction from an existing instruction set. The extended prefix tag indicates the extended prefix, where the extended prefix tag is an otherwise architecturally specified opcode within the existing instruction set. The extended execution logic is coupled to the translation logic. The extended execution logic receives the micro instruction sequence, and employs the memory trait to execute the memory reference.Type: GrantFiled: August 22, 2002Date of Patent: January 1, 2008Assignee: IP-First, LLCInventors: G. Glenn Henry, Rodney E. Hooker, Terry Parks
-
Patent number: 7302551Abstract: An apparatus and method are provided for extending a microprocessor instruction set to allow for selective suppression of store checking at the instruction level. The apparatus includes fetch logic, and translation logic. The fetch logic receives an extended instruction. The extended instruction has an extended prefix and an extended prefix tag. The extended prefix specifies that store checking be suppressed for the extended instruction. The extended prefix tag is an otherwise architectural opcode within an existing instruction set. The fetch logic precludes store checking for pending store events associated with the extended instruction. The translation logic is coupled to the fetch logic. The translation logic translates the extended instruction into a micro instruction sequence that sequence directs the microprocessor to exclude store checking during execution of a prescribed operation.Type: GrantFiled: October 29, 2002Date of Patent: November 27, 2007Assignee: IP-First, LLCInventors: G. Glenn Henry, Rodney E. Hooker, Terry Parks
-
Patent number: 7278040Abstract: An apparatus and method are provided that enable a computing device to make graceful power state transitions that do no impose unnecessary power surge compensations requirements on associated power sources. The apparatus has power control logic that is configured to determine if the computing device is to enter a low power state. The power control logic includes a plurality of stop signals. Each of the plurality of stop signals sequentially indicates that a corresponding clock signal be stopped, where the corresponding clock signal is operatively coupled to a corresponding sector logic element within the computing device.Type: GrantFiled: March 22, 2004Date of Patent: October 2, 2007Assignee: Via Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 7263585Abstract: An apparatus and method for ensuring coherency of instructions within stages of the pipeline microprocessor. The apparatus includes instruction cache management logic and synchronization logic. The instruction cache management logic receives an address corresponding to a next instruction to be fetched, and detects that a part of a memory page corresponding to the next instruction cannot be freely accessed without checking for coherency of the instructions within the part of the memory page and, upon detection, provides the address. The synchronization logic receives the address from the instruction cache management logic. The synchronization logic directs data cache management logic to check for coherency of the instructions within the part of the memory page, and, if the instructions are not coherent within the part of the memory page, the synchronization logic directs the pipeline microprocessor to stall a fetch of the next instruction until the stages of the pipeline.Type: GrantFiled: September 19, 2003Date of Patent: August 28, 2007Assignee: IP-First, LLCInventor: Rodney E. Hooker
-
Patent number: 7249033Abstract: An apparatus is provided for determining optimum prices of products for sale. The apparatus includes a scenario/results processor through which a user prescribes an optimization scenario, and through which optimum prices are presented to the user. The optimum prices are determined by execution of the optimization scenario, where the optimum prices are determined based upon estimated product demand and calculated activity based costs. The scenario/results processor has an input/output processor and a scenario controller. The input/output processor acquires data corresponding to the optimization scenario from the user, and distributes optimization results to the user. The scenario controller is coupled to the input/output processor. The scenario controller controls acquisition of the data and the distribution of the optimization results in accordance with a price optimization procedure. The price optimization procedure enables the user to selectively prescribe the subset of the products for sale.Type: GrantFiled: November 30, 2001Date of Patent: July 24, 2007Assignee: Demandtec Inc.Inventors: John Close, Phil Delurgio, Hau Lee, Michael Neal, Rob Parkin, Suzanne Valentine, Krishna Venkatraman
-
Patent number: 7249031Abstract: An interface that enables a user to determine optimum prices of products for sale. The interface includes a scenario/results processor through which the user prescribes an optimization scenario, and through which optimum prices are presented to the user. The optimum prices are determined by execution of the optimization scenario, where the optimum prices are determined based upon estimated product demand and calculated activity based costs. The scenario/results processor has an input/output processor and a scenario controller. The input/output processor acquires data corresponding to the optimization scenario from the user, and distributes optimization results to the user. The scenario controller is coupled to the input/output processor. The scenario controller controls acquisition of the data and the distribution of the optimization results in accordance with a price optimization procedure.Type: GrantFiled: November 26, 2001Date of Patent: July 24, 2007Assignee: Demandtec Inc.Inventors: John Close, Phil Delurgio, Michael Neal
-
Patent number: 7249032Abstract: A method for optimizing the prices of products for sale. The method includes utilizing a computer-based scenario/results processor within an optimization server to present a sequence of data entry templates to a user, whereby the user specifies an optimization scenario, and whereby the user is enabled to prescribed and prioritize rules for the optimization scenario; within the optimization server, optimizing the prices according to market demand for the products and demand chain costs for the products; and generating a plurality of optimization results templates and providing these templates to the user, wherein the optimum prices are presented. The optimizing includes estimating the market demand and calculating the demand chain costs for the products; selectively limiting the number of prices that are optimized by said optimizing; and, up to a limit, progressively relaxing lower priority rules that contribute to a conflict in order to render the optimizing feasible.Type: GrantFiled: November 30, 2001Date of Patent: July 24, 2007Assignee: Demandtec Inc.Inventors: John Close, Phil Delurgio, Hau Lee, Michael Neal, Rob Parkin, Suzanne Valentine, Krishna Venkatraman
-
Patent number: 7240019Abstract: An apparatus is provided for an interface enabling a user to determine optimum prices of products for sale. The interface includes a scenario/results processor that enables the user to prescribe an optimization scenario, and that presents the optimum prices to the user. The optimum prices are determined by execution of the optimization scenario, where the optimum prices are determined based upon estimated product demand and calculated activity based costs. The scenario/results processor has an input/output processor and a scenario controller. The input/output processor acquires data corresponding to the optimization scenario from the user, and distributes optimization results to the user, where the data includes activity based cost data. The scenario controller is coupled to the input/output processor. The scenario controller controls acquisition of the data and the distribution of the optimization results in accordance with a price optimization procedure.Type: GrantFiled: May 10, 2002Date of Patent: July 3, 2007Assignee: Demandtec Inc.Inventors: Phil Delurgio, Michael Neal
-
Patent number: 7237090Abstract: An interface for transferring data between a central processing unit (CPU) and a plurality of coprocessors is provided. The interface includes an instruction bus and a data bus. The instruction bus is configured to transfer instructions to the plurality of coprocessors in an instruction transfer order, where particular instructions designate and direct one of the plurality of coprocessors to transfer the data to/from the CPU. The data bus is configured to subsequently transfer the data. Data order signals within the data bus prescribe a data transfer order that differs from the instruction transfer order by prescribing a transfer corresponding to a specific outstanding particular instruction, where the data transfer order is relative to outstanding instructions. The outstanding instructions are those of the particular instructions transferred to the one of the plurality of coprocessors that have not completed a data transfer.Type: GrantFiled: December 29, 2000Date of Patent: June 26, 2007Assignee: Mips Technologies, Inc.Inventors: Lawrence Henry Hudepohl, Darren Miller Jones, Radhika Thekkath, Franz Treue
-
Patent number: 7219183Abstract: An apparatus and method for sharing I/O devices. The apparatus has a first plurality of I/O ports, a second I/O port, and core logic. The first plurality is coupled to a plurality of operating system domains through a load-store fabric. Each of the first plurality routes transactions between the operating system domains and the switching apparatus. The second I/O port is coupled to a first shared input/output endpoint. The first shared input/output endpoint requests/completes transactions for each of the plurality of operating system domains. The core logic is coupled to the first plurality of I/O ports and the second I/O port. The core logic routes the transactions between the first plurality of I/O ports and the second I/O port and associates each of the transactions with a corresponding one of the plurality of operating system domains (OSDs) by encapsulating an OS domain header within a transaction layer packet.Type: GrantFiled: April 19, 2004Date of Patent: May 15, 2007Assignee: Nextio, Inc.Inventors: Christopher J. Pettey, Asif Khan, Annette Pagan, Richard E. Pekkala, Robert Haskell Utley
-
Patent number: 7188209Abstract: An apparatus having a first plurality of I/O ports, a second I/O port, and core logic. The first plurality of I/O ports is coupled to a plurality of operating system domains (OSDs) through a load-store fabric, each routing transactions between the plurality of OSDs and the switching apparatus. The second I/O port is coupled to a first shared input/output endpoint. The first shared input/output endpoint requests/completes the transactions for each of the plurality of OSDs. The core logic is coupled to the first plurality of I/O ports and the second I/O port. The core logic routes the transactions between the first plurality of I/O ports and the second I/O port. The core logic designates a corresponding one of the plurality of OSDs according to a variant of a protocol, where the protocol provides for routing of the transactions only for a single OSD.Type: GrantFiled: April 19, 2004Date of Patent: March 6, 2007Assignee: Nextio, Inc.Inventors: Christopher J. Pettey, Asif Khan, Annette Pagan, Richard E. Pekkala, Robert Haskell Utley
-
Patent number: 7187210Abstract: A P-domino register includes a domino stage, a write stage, an inverter, a low keeper path, a high keeper path, and an output stage. The domino stage is coupled to a pulsed clock signal, and evaluates a logic function according to the states of at least one data signal and the pulsed clock signal, where the domino stage pre-charges a pre-charged node low when the pulsed clock signal is high, and discharges the pre-charged node to a high state if the logic function evaluates when the pulsed clock signal is low, and keeps the pre-charged node low if the logic function fails to evaluate when the pulsed clock signal is low, where a setup state of the at least one data signal is provided to the domino stage when the pulsed clock signal is high.Type: GrantFiled: October 14, 2005Date of Patent: March 6, 2007Assignee: Via Technologies, Inc.Inventors: James R. Lundberg, Raymond A. Bertram
-
Patent number: 7188215Abstract: A microprocessor apparatus is provided that enables exclusive allocation and renaming a cache line. The apparatus includes translation logic and execution logic. The translation logic translates an allocate and rename instruction into a micro instruction sequence that directs a microprocessor to allocate a first cache line in an exclusive state and to copy the contents of a second cache line into the first cache line. The execution logic is coupled to the translation logic. The execution logic receives the micro instruction sequence, and issues transactions over a memory bus that requests the first cache line in the exclusive state. Upon granting of exclusive rights, the execution logic copies the contents of the second cache line into the first cache line.Type: GrantFiled: June 19, 2003Date of Patent: March 6, 2007Assignee: IP-First, LLCInventor: Rodney Hooker