Patents Represented by Attorney The Law Offices of Robert J. Eichelburg
-
Patent number: 8342385Abstract: A transfer process for bonding a solderable device to a solderable firsl substrate having a first oxidized surface comprises placing the solderable device proximate to the first substrate in a reducing chamber, where the first surface cannot be visually observed. We place a second substrate having a second oxidized surface in the chamber in a way to visually observe the second surface. Selecting the first substrate and the second substrate so that the reduction of the second surface correlates with the reduction of the first surface provides an indication of the degree of reduction of the first surface. Introducing a reducing agent into the chamber under reducing conditions reduces the surfaces which we track by irradiating and observing the second surface; evaluate any change in the second surface during irradiation and correlate the change with first surface reduction. When sufficiently reduced, we solder the first substrate to the device.Type: GrantFiled: April 18, 2011Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Bing Dang, Raymond R. Horton, Robert J. Polastre
-
Patent number: 8330262Abstract: An enhanced 3D integration structure comprises a logic microprocessor chip bonded to a collection of vertically stacked memory slices and an optional set of outer vertical slices comprising optoelectronic devices. Such a device enables both high memory content in close proximity to the logic circuits and a high bandwidth for logic to memory communication. Additionally, the provision of optoelectronic devices in the outer slices of the vertical slice stack enables high bandwidth direct communication between logic processor chips on adjacent enhanced 3D modules mounted next to each other or on adjacent packaging substrates. A method to fabricate such structures comprises using a template assembly which enables wafer format processing of vertical slice stacks.Type: GrantFiled: February 2, 2010Date of Patent: December 11, 2012Assignee: International Business Machines CorporationInventors: Evan G. Colgan, Sampath Purushothaman, Roy R. Yu
-
Patent number: 8268719Abstract: A process for aligning at least two layers in an abutting relationship with each other comprises forming a plurality of sprocket openings in each of the layers for receiving a sprocket of diminishing diameters as the sprocket extends outwardly from a base, with the center axes of the sprocket openings in each layer being substantially alignable with one another, the diameter of the sprocket openings in an abutting layer for first receiving the sprocket being greater than the diameter of the sprocket openings in an abutted layer. This is followed by forming a plurality of reservoir openings in each of at least two of the layers and positioning the sprocket openings in the layers to correspond with one another and the reservoir openings in the layers to correspond with one another so that substantial alignment of the center axes of the corresponding sprocket openings in the layers effects substantial alignment of the center axes of the corresponding reservoir openings in the layers.Type: GrantFiled: January 1, 2011Date of Patent: September 18, 2012Assignee: International Business Machines CorporationInventors: Stephen L. Buchwalter, Peter A. Gruber, Jae-Woong Nah, Da-Yuan Shih
-
Patent number: 8247261Abstract: A method for manufacturing a thin film direct bandgap semiconductor active solar cell device comprises providing a source substrate having a surface and disposing on the surface a stress layer having a stress layer surface area in contact with and bonded to the surface of the source substrate. Operatively associating a handle foil with the stress layer and applying force to the handle foil separates the stress layer from the source substrate, and leaves a portion of the source substrate on the stress layer surface substantially corresponding to the area in contact with the surface of the source substrate. The portion is less thick than the source layer. The stress layer thickness is below that which results in spontaneous spalling of the source substrate. The source substrate may comprise an inorganic single crystal or polycrystalline material such as Si, Ge, GaAs, SiC, sapphire, or GaN. In one embodiment the stress layer comprises a flexible material.Type: GrantFiled: May 21, 2010Date of Patent: August 21, 2012Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Keith E. Fogel, Paul A. Lauro, Devendra Sadana
-
Patent number: 8247895Abstract: A 4D device comprises a 2D multi-core logic and a 3D memory stack connected through the memory stack sidewall using a fine pitch T&J connection. The 3D memory in the stack is thinned from the original wafer thickness to no remaining Si. A tounge and groove device at the memory wafer top and bottom surfaces allows an accurate stack alignment. The memory stack also has micro-channels on the backside to allow fluid cooling. The memory stack is further diced at the fixed clock-cycle distance and is flipped on its side and re-assembled on to a template into a pseudo-wafer format. The top side wall of the assembly is polished and built with BEOL to fan-out and use the T&J fine pitch connection to join to the 2D logic wafer. The other side of the memory stack is polished, fanned-out, and bumped with C4 solder. The invention also comprises a process for manufacturing the device.Type: GrantFiled: January 8, 2010Date of Patent: August 21, 2012Assignee: International Business Machines CorporationInventors: Wilfried Haensch, Roy R. Yu
-
Patent number: 8227918Abstract: A microcircuit article of manufacture comprises an electrical conductor electrically connected to both a first microcircuit element at a site comprising a first connector site having a first connector site axis and a second microcircuit element at a site comprising a second connector site having a second connector site axis. The first microcircuit element and the second microcircuit element are separated by and operatively associated with a layer comprising a first electrical insulator, whereas the conductor and the first microcircuit element are separated by and operatively associated with a layer comprising a second electrical insulator. At least one of the first electrical insulator layer and the second electrical insulator layer comprise a polymeric electrical insulator. In another embodiment, both electrical insulator layers comprise polymeric insulator layers. The microcircuit includes a UBM and solder connection to a FBEOL via opening.Type: GrantFiled: September 16, 2009Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Minhua Lu, Eric D. Pefecto, David L. Questad, Sudipta K. Ray
-
Patent number: 8183694Abstract: A process to produce an airgap on a substrate having a dielectric layer comprises defining lines by lithography where airgaps are required. The lines' dimensions are shrunk by a trimming process (isotropic etching). The tone of the patterns is reversed by applying a planarizing layer which is etched down to the top of the patterns. The photoresist is removed, leading to sub-lithographic trenches which are transferred into a cap layer and eventually into the dielectric between two metal lines. The exposed dielectric is eventually damaged, and is etched out, leading to airgaps between metal lines. The gap is sealed by the pinch-off occurring during the deposition of the subsequent dielectric.Type: GrantFiled: February 6, 2011Date of Patent: May 22, 2012Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Maxime Darnon, Anthony D. Lisi, Satya V. Nitta
-
Patent number: 8137893Abstract: A new lithographic process comprises reducing the linewidth of an image while maintaining the lithographic process window, and using this process to fabricate pitch split structures comprising nm order (e.g., about 22 nm) node semiconductor devices. The process comprises applying a lithographic resist layer on a surface of a substrate and patterning and developing the lithographic resist layer to form a nm order node image having an initial line width. Overcoating the nm order node image with an acidic polymer produces an acidic polymer coated image. Heating the acidic polymer coated image gives a heat treated coating on the image, the heating being conducted at a temperature and for a time sufficient to reduce the initial linewidth to a subsequent narrowed linewidth. Developing the heated treated coating removes it from the image resulting in a free-standing trimmed lithographic feature on the substrate. Optionally repeating the foregoing steps further reduces the linewidth of the narrowed line.Type: GrantFiled: January 1, 2011Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Sean David Burns, Matthew E. Colburn, Steven John Holmes, Wu-Song Huang
-
Patent number: 8124485Abstract: A process for defining a functional area in a semiconductor device comprising a semiconductor substrate contiguous with a gate dielectric layer whose dielectric constant is higher than silicon oxide and an oxide capping layer positioned on the gate dielectric layer that reduces gate leakage comprises applying an organo phosphorous SAM to the oxide capping layer, adhering an organic photoresist layer to the organo phosphorous SAM, defining the functional area by imaging the photoresist layer with a functional area image, developing and removing the functional area image in the photoresist to form a functional area image on the organo phosphorous SAM, and removing the functional area image on the organo phosphorous SAM to form a functional area image on the oxide capping layer.Type: GrantFiled: February 23, 2011Date of Patent: February 28, 2012Assignee: International Business Machines CorporationInventors: Dario L. Goldfarb, Hemanth N. Jagannathan, Dirk Pfeiffer
-
Patent number: 8093099Abstract: A three dimensional device stack structure comprises two or more active device and interconnect layers further connected together using through substrate vias. Methods of forming the three dimensional device stack structure comprise alignment, bonding by lamination, thinning and post thinning processing. The via features enable the retention of alignment through the lamination process and any subsequent process steps thus achieving a mechanically more robust stack structure compared to the prior art.Type: GrantFiled: April 20, 2010Date of Patent: January 10, 2012Assignee: International Business Machines CorporationInventors: Sampath Purushothaman, Mary E. Rothwell, Ghavam Ghavami Shahidi, Roy Rongqing Yu
-
Patent number: 8084193Abstract: A coating process comprises forming a patterned material layer on a substrate using a self-segregating polymeric composition comprising a polymeric photoresistive material and an antireflective coating material. The polymeric photoresistive material and the antireflective coating material that make up the self segregating composition are contained in a single solution. When depositing this solution on a substrate and removing the solvent, the two materials self-segregate into two layers. The substrate can comprise one of a ceramic, dielectric, metal, or semiconductor material and in some instances a material such as a BARC material that is not from the self segregating composition. The composition may also contain a radiation-sensitive acid generator and a base quencher. This produces a coated substrate having a uniaxial bilayer coating oriented in a direction orthogonal to the substrate with a top photoresistive coating layer and a bottom antireflective coating layer.Type: GrantFiled: July 12, 2008Date of Patent: December 27, 2011Assignee: International Business Machines CorporationInventors: Joy Cheng, Dario L Goldfarb, David R Medeiros, Daniel P Sanders, Dirk Pfeifer, Libor Vylicky
-
Patent number: 8063483Abstract: An electronic device comprises a die with at least one defined hot-spot area; and at least one defined intermediate temperature area at a temperature lower than the temperature of the hot-spot area. The device also comprises a cooling structure comprising at least one bundle of first nanotubes for cooling the hot spot area and at least one bundle of additional nanotubes for cooling the intermediate temperature area, and having heat conductivity lower than the bundle of first nanotubes. The heat conductivity of both sets of the nanotubes is sufficient to decrease any temperature gradient between the defined hot spot area, the defined intermediate temperature area, and at least one lower temperature area on the die. The walls of the first nanotubes and the additional nanotubes are surrounded by a heat conducting matrix material operatively associated with the lower temperature area.Type: GrantFiled: October 18, 2007Date of Patent: November 22, 2011Assignee: International Business Machines CorporationInventors: Christo Dimitrios Dimitrakopoulos, Christos John Georgiou, Alfred Grill, Bernice E. Rogowitz
-
Patent number: 8039194Abstract: A photoacid generator P+ A? comprises (a) an antenna group P+ comprising atoms with high EUV photoabsorption cross-sections according to FIG. 1 and A? anions; or (b) an antenna group P+ and A? comprising anions with low photoabsorption cross-sections for EUV; or (c) an antenna group P+, comprising atoms with high EUV photoabsorption cross-sections according to FIG. 1 and A? comprising anions with low photoabsorption cross-sections for EUV. Novel compounds comprise DTFPIO PFBuS, and DTBPIO CN5.Type: GrantFiled: January 8, 2008Date of Patent: October 18, 2011Assignee: Internatinal Business Machines CorporationInventor: Martin Glodde
-
Patent number: 7928585Abstract: A process for aligning at least two layers in an abutting relationship with each other comprises forming a plurality of sprocket openings in each of the layers for receiving a sprocket of diminishing diameters as the sprocket extends outwardly from a base, with the center axes of the sprocket openings in each layer being substantially alignable with one another, the diameter of the sprocket openings in an abutting layer for first receiving the sprocket being greater than the diameter of the sprocket openings in an abutted layer. This is followed by forming a plurality of reservoir openings in each of at least two of the layers and positioning the sprocket openings in the layers to correspond with one another and the reservoir openings in the layers to correspond with one another so that substantial alignment of the center axes of the corresponding sprocket openings in the layers effects substantial alignment of the center axes of the corresponding reservoir openings in the layers.Type: GrantFiled: October 9, 2007Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Stephen L. Buchwalter, Peter A. Gruber, Jae-Woong Nah, Da-Yuan Shih
-
Patent number: 7875408Abstract: Compositions comprising photobleachable organic materials can be bleached by 193 nm light, and brought back to their original state by stimuli after exposure. (reversible photobleaching). We use these compositions in art-known contrast enhancement layers and as a part of a photoresist, especially in optical lithography processes for semiconductor fabrication. They may comprise polymers such as organo-silicon polymers, polymers comprising polymers of aromatic hydroxyl compounds such as phenol and naphthol such as phenol formaldehyde polymers and naphthol formaldehyde polymers styrene polymers and phenolic acrylate polymers or cyclic materials comprising: where the radicals “R” and “Y” represent organo, or substituted organo moieties, Structures I, II, and III represent basic organic skeletons and can be unsubstituted or substituted in any available position with any one or combinations of multiple substituents.Type: GrantFiled: January 25, 2007Date of Patent: January 25, 2011Assignee: International Business Machines CorporationInventors: John A. Hoffnagle, David R. Medeiros, Robert D. Miller, Libor Vycklicky, Gregory M. Wallraff
-
Patent number: 7862982Abstract: A new lithographic process comprises reducing the linewidth of an image while maintaining the lithographic process window, and using this process to fabricate pitch split structures comprising nm order (e.g., about 22 nm) node semiconductor devices. The process comprises applying a lithographic resist layer on a surface of a substrate and patterning and developing the lithographic resist layer to form a nm order node image having an initial line width. Overcoating the nm order node image with an acidic polymer produces an acidic polymer coated image. Heating the acidic polymer coated image gives a heat treated coating on the image, the heating being conducted at a temperature and for a time sufficient to reduce the initial linewidth to a subsequent narrowed linewidth. Developing the heated treated coating removes it from the image resulting in a free-standing trimmed lithographic feature on the substrate. Optionally repeating the foregoing steps further reduces the linewidth of the narrowed line.Type: GrantFiled: June 12, 2008Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Sean David Burns, Matthew E. Colburn, Steven John Holmes, Wu-Song Huang
-
Patent number: 7855455Abstract: A three dimensional device stack structure comprises two or more active device and interconnect layers further connected together using through substrate vias. Methods of forming the three dimensional device stack structure comprise alignment, bonding by lamination, thinning and post thinning processing. The via features enable the retention of alignment through the lamination process and any subsequent process steps thus achieving a mechanically more robust stack structure compared to the prior art.Type: GrantFiled: September 26, 2008Date of Patent: December 21, 2010Assignee: International Business Machines CorporationInventors: Sampath Purushothaman, Mary E. Rothwell, Ghavam Ghavami Shahidi, Roy Rongqing Yu
-
Patent number: 7842554Abstract: The invention relates to a semiconductive device comprising a die with at least one defined hot-spot area lying in a plane on the die and a cooling structure comprising nanotubes such as carbon nanotubes extending in a plane different than the plane of the hot-spot area and outwardly from the plane of the hot-spot area. The nanotubes are operatively associated with the hot-spot area to decrease any temperature gradient between the hot-spot area and at least one other area on the die defined by a temperature lower than the hot-spot area. A matrix material comprising a second heat conducting material substantially surrounds the nanotubes and is operatively associated with and in heat conducting relation with the other area on the die defined by a temperature lower than the hot-spot area.Type: GrantFiled: July 8, 2008Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Christos Dimitrios Dimitrakopoulos, Christos John Georgiou
-
Patent number: 7790350Abstract: A self assembly step for the manufacture of an electronic component comprising, e.g., a semiconductor chip or semiconductor array or wafer comprises forming a block copolymer film placed on a random copolymer film substrate operatively associated with the electronic component and the block copolymer film wherein the surface energy of the random copolymer film is tailored by use of a photolithographic or chemical process prior to the self assembly step. By prior deterministic control over regional surface properties of the random copolymer film, domains of the block copolymer film form only in predefined areas. This approach offers simplified processing and a precise control of regions where domain formation occurs. Selective removal of some of the domains allows for further processing of the electronic component.Type: GrantFiled: July 30, 2007Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Gregory Breyta, Matthew E. Colburn
-
Patent number: 7780801Abstract: The invention relates to a composition of matter comprising a soldering flux, wherein the flux consists essentially of a combination of a fluxing agent and a solvent, and wherein the fluxing agent comprises a keto acid such as levulinic acid or acetylbutyric acid. The flux may also comprises an ester acid, or comprises a mixture of the keto acid with the ester acid. The solvent comprises a mixture of a tacky solvent with a non-tacky solvent. The invention also relates to a process comprising soldering at least two surfaces together, each of which comprises a metal area to which solder can adhere by employing the following steps in any order: applying solder to at least one of the metal areas, aligning the metal areas so that they are superimposed over one another, heating at least one of the areas to a temperature that comprises at least the melting temperature of the solder. The last step comprises joining the superimposed areas to one another.Type: GrantFiled: July 26, 2006Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Eric Duchesne, Kang-Wook Lee, Valerie Oberson