Abstract: A specific embodiment is disclosed for a method and apparatus for processing data access requests from a requesting device, such as a graphics processor device. Data access commands are provided at a first rate, for example 200M commands per second, to a memory bridge. In response to receiving the access requests the memory bridge will provide its own access requests to a plurality of memories at approximately the first rate. In response to the memory bridge requests, the plurality of memories will access a plurality of data at a second data rate. When the data access between the memory bridge and the memories is a read request, data is returned to the requesting device at a third data rate which is greater than the first data rate by approximately four-times or more. Noise and power reduction techniques can be used on the data bus between the accessing device and the data bridge.
Type:
Grant
Filed:
September 29, 2000
Date of Patent:
March 11, 2003
Assignee:
ATI Technologies, Inc.
Inventors:
Milivoje Aleksic, Grigory Temkine, Oleg Drapkin, Carl Mizuyabu, Adrian Hartog