Patents Represented by Attorney, Agent or Law Firm William D. Sabo
-
Patent number: 6780720Abstract: A method of fabricating a gate dielectric layer. The method comprises: providing a substrate; forming a silicon dioxide layer on a top surface of the substrate; exposing the silicon dioxide layer to a plasma nitridation to convert the silicon dioxide layer into a silicon oxynitride layer; and performing a spiked rapid thermal anneal of the silicon oxynitride layer.Type: GrantFiled: July 1, 2002Date of Patent: August 24, 2004Assignee: International Business Machines CorporationInventors: Jay S. Burnham, Anthony I. Chou, Toshiharu Furukawa, Margaret L. Gibson, James S. Nakos, Steven M. Shank
-
Patent number: 6779711Abstract: A self-aligned process for fabricating a corrosion-resistant conductive pad on a substrate, and a structure that includes an interconnect to allow a terminal connection to the pad. The process generates a metallic layer on an initially exposed metal layer. The metallic layer is electrically conductive and corrosion resistant. The process includes providing a substrate having a metal layer with an exposed surface, depositing a second metal layer on the exposed surface, annealing the substrate to alloy a portion of the metal layer that includes the exposed surface and a portion of the second metal layer, and removing the unalloyed portion of the second metal layer. An alternative process includes providing a metal layer on the substrate, and electroless plating a corrosion-resistant metal or alloy on the metal layer. The alternative process may additionally include electroless plating a second corrosion-resistant metal on the corrosion-resistant metal or alloy.Type: GrantFiled: June 25, 2002Date of Patent: August 24, 2004Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Anthony K. Stamper, Judith M. Rubino, Carlos J. Sambucetti
-
Patent number: 6776171Abstract: An apparatus and method are provided for removing contaminate particulate matter from substrate surfaces such as semiconductor wafers. The method and apparatus use a material, preferably a liquid curable polymer, which is applied as a sacrificial coating to the surface of a substrate containing contaminate particulate matter thereon. An energy source is used to dislodge the contaminate particulate matter from the surface of the wafer into the sacrificial coating so that the particles are partially or fully encapsulated and suspended in the sacrificial coating. The sacrificial coating is then removed. The coating is preferably formed into a film to facilitate removal of the coating by pulling (stripping) the film providing a cleaner substrate surface.Type: GrantFiled: June 27, 2001Date of Patent: August 17, 2004Assignee: International Business Machines CorporationInventors: Nicole S. Carpenter, Joseph R. Drennan, Alison K. Easton, Casey J. Grant, Andrew S. Hoadley, Kenneth F. McAvey, Jr., Joel M. Sharrow, William A. Syverson, Kenneth H. Yao
-
Patent number: 6773982Abstract: An integrated ferroelectric/CMOS structure which comprises at least a ferroelectric material, a pair of electrodes in contact with opposite surfaces of the ferroelectric material, where the electrodes do not decompose at deposition or annealing, and an oxygen source layer in contact with at least one of said electrodes, said oxygen source layer being a metal oxide which at least partially decomposes during deposition and/or subsequent processing is provided as well as a method of fabricating the same.Type: GrantFiled: August 10, 2001Date of Patent: August 10, 2004Assignee: International Business Machines CorporationInventors: Charles Thomas Black, Cyril Cabral, Jr., Alfred Grill, Deborah Ann Neumayer, Wilbur David Pricer, Katherine Lynn Saenger, Thomas McCarroll Shaw
-
Patent number: 6774437Abstract: The present invention provides a dynamic threshold (DT) CMOS FET and a method for forming the same that results in improved device performance and density. The preferred embodiment of the present invention provides a DT CMOS FET with a short, low resistance connection between the gate and the body and with low body-to-source/drain capacitance. The low body-to-source/drain capacitance is achieved using a thin, fin-type body. The low resistance connection between the gate and the body contact is achieved by having the gate and body contact aligned on opposite long sides of the fin with a bridge over the top of the narrow fin electrically connecting the gate and body.Type: GrantFiled: January 7, 2002Date of Patent: August 10, 2004Assignee: International Business Machines CorporationInventors: Andres Bryant, K. Paul Muller, Edward J. Nowak
-
Patent number: 6770501Abstract: Semiconductor structures are provided with on-board deuterium reservoirs or with deuterium ingress paths which allow for diffusion of deuterium to semiconductor device regions for passivation purposes. The on-board deuterium reservoirs are in the form of plugs which extend through an insulating layer and a deuterium barrier layer to the semiconductor substrate, and are preferably positioned in contact with a shallow trench oxide which will allow diffusion of deuterium to the semiconductor devices. The deuterium ingress paths extend through thin film layers from the top or through the silicon substrate.Type: GrantFiled: October 23, 2002Date of Patent: August 3, 2004Assignee: International Business Machines CorporationInventors: Jay Burnham, Eduard A. Cartier, Thomas G. Ference, Steven W. Mittl, Anthony K. Stamper
-
Patent number: 6767789Abstract: The preferred embodiment of the present invention provides unique structure for connecting between a storage capacitor and a transfer device in a memory cell and a method for fabricating the same. The preferred embodiment of the present invention forms a capacitor structure having a “lip” at its top on the side the connection is to be made. To form the connection, dopant is diffused from the lower surface of the capacitor step and into the substrate, forming a surface strap to connect between the storage capacitor and the transfer device. This surface strap has the advantage of being self aligned with the storage capacitor and the transfer device, facilitating higher memory cell densities. The present invention can be used to form connections between storage capacitors and memory cells in a wide variety of devices.Type: GrantFiled: June 26, 1998Date of Patent: July 27, 2004Assignee: International Business Machines CorporationInventors: Gary B. Bronner, David V. Horak, Toshiharu Furukawa, Jack A Mandelman
-
Patent number: 6766507Abstract: A mask/wafer control structure and an algorithm for placement thereof provide for data placement of measurement control structures, called a PLS, Process limiting Structure, on a mask and a plurality of chips on the wafer which provide for tighter control of both mask manufacture and wafer production by providing the most critical design structures for measurement during creation of the mask, and in the photolithography and etch processes. The PLS structures are located at multiple locations throughout the chip, and so they receive the same data preparation as the chip, and measurement tools are able to measure the same features at each fabrication step from fabrication of the mask to final formation of the etched features. Manufacturing control and the interlock between the wafer fabrication and the mask fabrication are enhanced, allowing for improved quality of the final product.Type: GrantFiled: April 12, 2002Date of Patent: July 20, 2004Assignee: International Business Machines CorporationInventors: James A. Bruce, Stephen E. Knight, Joshua J. Krueger, Matthew C. Nicholls, Jed H. Rankin
-
Patent number: 6762108Abstract: The present invention provides a method of forming a capacitor in a last metal wiring layer, and the structure so formed. The invention further provides a spacer formed around the capacitor to electrically isolate portions of the capacitor.Type: GrantFiled: September 27, 2002Date of Patent: July 13, 2004Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Stephen E. Luce, Thomas L. McDevitt, Henry W. Trombley
-
Patent number: 6762121Abstract: A method of ensuring against deterioration of an underlying silicide layer over which a refractory material layer is deposited by physical vapor deposition (PVD) or chemical vapor deposition (CVD) is realized by first providing a continuous polysilicon layer prior to the refractory material deposition. The continuous polysilicon layer, preferably no thicker than 50 Å, serves a sacrificial purpose and prevents interaction between any fluorine that is released during the refractory material deposition step from interacting with the underlying silicide.Type: GrantFiled: April 4, 2001Date of Patent: July 13, 2004Assignee: International Business Machines CorporationInventors: Jonathan D. Chapple-Sokol, Randy W. Mann, William J. Murphy, Jed H. Rankin, Daniel S. Vanslette
-
Patent number: 6759260Abstract: A method, and associated structure, for monitoring temperature and temperature distributions in a heating chamber for a temperature range of 200 to 600° C., wherein the heating chamber may be used in the fabrication of a semiconductor device. A copper layer is deposited over a surface of a semiconductor wafer. Next, the wafer is heated in an ambient oxygen atmosphere to a temperature in the range of 200-600° C. The heating of the wafer oxidizes a portion of the copper layer, which generates an oxide layer. After being heated, the wafer is removed and a sheet resistance is measured at points on the wafer surface. Since the local sheet resistance is a function of the local thickness of the oxide layer, a spatial distribution of sheet resistance over the wafer surface reflects a distribution of wafer temperature across the wafer surface during the heating of the wafer.Type: GrantFiled: April 23, 2003Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Edward C. Cooney, III, Jeffrey D. Gilbert, Robert G. Miller, Amy L. Myrick, Ronald A. Warren
-
Patent number: 6758912Abstract: A method for forming for inhibiting the buildup of cerlum-containing deposits in a process tool is disclosed. The method involves spraying a solution of a dilute acid, preferably nitric or perchloric acid, through the chamber and bowl rinse nozzles of the process tool. The method is less time consuming than previous methods for inhibiting the buildup of cerium-containing deposits and can be conveniently carried out at the end of every shift.Type: GrantFiled: October 29, 2002Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Virginia Chi-Chuen Chao, Scott A. Estes, Thomas B. Faure, Thomas M. Wagner
-
Patent number: 6759315Abstract: A method for forming a trimmed gate in a transistor comprises the steps of forming a polysilicon gate conductor on a semiconductor substrate and trimming the polysilicon portion by a film growth method chosen from among selective surface oxidation and selective surface nitridation. The trimming step may selectively compensate n-channel and p-channel devices. Also, the trimming film may optionally be removed by a method chosen from among anisotropic and isotropic etching. Further, gate conductor spacers may be formed by anisotropic etching of the grown film. The resulting transistor may comprise a trimmed polysilicon portion of a gate conductor, wherein the trimming occurred by a film growth method chosen from among selective surface oxidation and selective surface nitridation.Type: GrantFiled: January 4, 1999Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Paul A. Rabidoux
-
Patent number: 6760901Abstract: A trough adjusted optical proximity correction for vias which takes into account the topography on a wafer created by prior processing. The vias are classified into one of two groups, coincident vias which have an edge coincident with an edge of the trough, and noncoincident vias which do not have an edge coincident with an edge of the trough, by analyzing the via and trough designs. Any coincident via is marked as valid for an optical proximity correction (OPC). Any noncoincident via is marked invalid for OPC. OPC is then performed to the via level. Only vias marked as valid for OPC will keep the correction. All other vias will keep their original design size. Alternatively, coincident vias can be simply treated differently from noncoincident vias. For instance, coincident vias can be subjected to an aggressive OPC correction, while noncoincident vias are subjected to a less aggressive OPC correction.Type: GrantFiled: April 11, 2002Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Bette L. Bergman Reuter, Eric M. Coker, William C. Leipold
-
Patent number: 6750487Abstract: The present invention provides a dual gate transistor and a method for forming the same that results in improved device performance and density. The present invention uses a double gate design to implement a dual gate transistor. A double gate is a gate which is formed on both sides of the transistor body. The present invention thus provides a transistor with two double gates in series that provide improved current control over traditional dual gate designs. The preferred embodiment of the present invention uses a fin type body with dual double-gates. In a fin type structure, the double gates are formed on each side of a thin fin shaped body, with the body being disposed horizontally between the gates.Type: GrantFiled: April 11, 2002Date of Patent: June 15, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Patent number: 6750114Abstract: A capacitor structure formed on an insulation layer includes a lower electrode formed on a surface of the insulation layer, a dielectric layer formed on a surface of the lower electrode, an upper electrode formed on a surface of the dielectric layer, a first spacer formed on a side portion of the upper electrode, and a second spacer formed on a side portion of the first spacer and a side portion of the lower electrode. This capacitor structure is formed by depositing a metal-insulator-metal capacitor stack on top of a via, masking and etching an upper electrode of the metal-insulator-metal capacitor stack, depositing and etching a first spacer on an edge surface of the upper electrode, defining a lower electrode of the metal-insulator-metal capacitor based on the first spacer, depositing and etching a second spacer on a surface of the first spacer and an edge of the lower electrode, and forming a wiring layer on a surface of the upper electrode and a surface of the second spacer.Type: GrantFiled: June 26, 2002Date of Patent: June 15, 2004Assignee: International Business Machines CorporationInventors: Eric Adler, Anthony Kendall Stamper
-
Patent number: 6746947Abstract: A structure and method of fabricating a semiconductor corrosion resistant metal fuse line including a refractory liner which can also act as a resistor is disclosed. Fabrication is accomplished using damascene process. The metal structure can be formed on a semiconductor substrate including a first portion including a first layer and a second layer, the first layer having higher resistivity than the second layer, the second layer having horizontal and vertical surfaces that are in contact with the first layer in the first portion, and a second portion coupled to the first portion, the second portion being comprised of the first layer, the first layer not being in contact with the horizontal and vertical surfaces of the second layer in the second portion. The metal structure can be used as a corrosion resistant fuse. The metal structure can also be used as a resistive element. The high voltage tolerant resistor structure allows for usage in mixed-voltage, and mixed signal and analog/digital applications.Type: GrantFiled: September 25, 2002Date of Patent: June 8, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Daniel C. Edelstein, Robert M. Geffken, William T. Motsiff, Anthony K. Stamper, Steven H. Voldman
-
Patent number: 6744079Abstract: A high performance SiGe HBT that has a SiGe layer with a peak Ge concentration of at least approximately 20% and a boron-doped base region formed therein having a thickness. The base region includes diffusion-limiting impurities substantially throughout its thickness, at a peak concentration below that of boron in the base region. Both the base region and the diffusion-limiting impurities are positioned relative to a peak concentration of Ge in the SiGe layer so as to optimize both performance and yield.Type: GrantFiled: March 8, 2002Date of Patent: June 1, 2004Assignee: International Business Machines CorporationInventors: Basanth Jagannathan, Alvin J. Joseph, Xuefeng Liu, Kathryn T. Schonenberg, Ryan W. Wuthrich
-
Patent number: 6743710Abstract: Disclosed is a semiconductor device comprising: a multiplicity of wiring levels, each wiring level comprising conductive wires and a multiplicity of conductive fill shapes embedded in a dielectric; at least some of the fill shapes in at least two adjacent wiring levels being co-aligned; and where the fill shapes on adjacent levels are aligned, one or more conductive vias extending between and joining each co-aligned fill shape in each adjacent wiring level. The joined fill shapes serve to reinforce and support the dielectric, which may be a non-rigid or low-k dielectric.Type: GrantFiled: January 15, 2003Date of Patent: June 1, 2004Assignee: International Business Machines CorporationInventors: Timothy G. Dunham, Howard S. Landis, William T. Motsiff
-
Patent number: 6734564Abstract: An integrated circuit device including a contact via having a non-cylindrical bottom portion is disclosed. Also a contact via with non-parallel side walls is disclosed. The contact vias are selectively positioned in the integrated circuit device.Type: GrantFiled: January 4, 1999Date of Patent: May 11, 2004Assignee: International Business Machines CorporationInventors: John Edward Cronin, Anthony Kendall Stamper