Patents Assigned to 3D Labs, Inc., Ltd.
-
Patent number: 7301540Abstract: A system and method for rasterization an image on a display through approximation, wherein the image is decomposed into a plurality of convex polygons, each convex polygon being defined by a plurality of original edges and each original edge being defined by two vertices. The coordinates of original vertices of an original edge are truncated, and the truncated coordinates are used to generate modified coordinates that define a modified edge. A plurality of modified edges defines a potentially changing region. If a selected region of a display device intersects this potentially changing region defined by the modified edges, then the first selected region is refreshed on the display device.Type: GrantFiled: August 5, 2003Date of Patent: November 27, 2007Assignee: 3D Labs Inc., Ltd.Inventor: James L. Deming
-
Patent number: 7187383Abstract: A graphics processing chip which includes parallel texturing pipelines, with task allocation units which can bypass inoperative ones of said pipelines. Chips which have some but not all pipelines operative can still have full functionality, although performance is reduced.Type: GrantFiled: March 1, 2002Date of Patent: March 6, 2007Assignee: 3D Labs Inc., LtdInventor: Osman Kent
-
Patent number: 7154502Abstract: A 3D graphics architecture in which interfaces to memory are combined with pipeline processing. The rendering units are not all connected in a straight-through pipeline relationship: instead the rendering pipeline is “broken,” so that the stream of fragments (e.g. triangles) being processed is parked in memory. This turns out to be surprisingly efficient as a way to separate rendering processes where the workload balance is different. Preferably a first write to memory is performed after transformation and lighting calculations and before double-pass Z-buffering, and a second write to memory is performed before texturing. If Z-buffering or texturing is not being used for a particular rendering task, one or both of the memory interfaces can be switched off for that task. This economizes on memory bandwidth while retaining full flexibility.Type: GrantFiled: March 19, 2003Date of Patent: December 26, 2006Assignee: 3D Labs, Inc. Ltd.Inventor: Philip R. Laws
-
Patent number: 6847370Abstract: A graphics memory architecture in which row addresses are permuted, in a basically tile-oriented storage architecture, so that fast parallel access is provided both by scanlines (for video operations) and also by tiles (for graphics operations).Type: GrantFiled: February 20, 2002Date of Patent: January 25, 2005Assignee: 3D Labs, Inc., Ltd.Inventors: David Robert Baldwin, Nicholas J. N. Murphy
-
Patent number: 6798421Abstract: A tile-oriented graphics processing system in which an additional level of caching is provided locally, at the output of a patch-processing graphics computation block. This additional local storage buffers the current tile, so that repeated accesses to the same tile can avoid pipelining delays connected with access to the main cache. (Even an on-chip cache, in a large chip, can impose access delays which are significant in relation to the computation speeds involved.Type: GrantFiled: February 28, 2002Date of Patent: September 28, 2004Assignee: 3D Labs, Inc. Ltd.Inventor: David Robert Baldwin
-
Patent number: 6700581Abstract: A specialized processing chip (e.g. a graphics accelerator) in which the host interface provides access to the diagnostic registers in most of the complex logic on the chip, except for the host interface itself. This advantageously permits the host CPU to obtain direct access to register contents in the specialized chip.Type: GrantFiled: March 1, 2002Date of Patent: March 2, 2004Assignee: 3D Labs Inc., Ltd.Inventors: David Robert Baldwin, Nicholas J. N. Murphy, Andrew Peter Maund, Paul Pontin, Steve Cooper
-
Publication number: 20040012599Abstract: A 3D graphics architecture in which interfaces to memory are combined with pipeline processing. The rendering units are not all connected in a straight-through pipeline relationship: instead the rendering pipeline is “broken,” so that the stream of fragments (e.g. triangles) being processed is parked in memory. This turns out to be surprisingly efficient as a way to separate rendering processes where the workload balance is different. Preferably a first write to memory is performed after transformation and lighting calculations and before double-pass Z-buffering, and a second write to memory is performed before texturing. If Z-buffering or texturing is not being used for a particular rendering task, one or both of the memory interfaces can be switched off for that task. This economizes on memory bandwidth while retaining full flexibility.Type: ApplicationFiled: March 19, 2003Publication date: January 22, 2004Applicant: 3D Labs Inc. Ltd.Inventor: Philip R. Laws
-
Patent number: 6243107Abstract: A method and system for optimizing the performance of a graphics processor system is disclosed. The graphics processor system includes multiple CPUs. The system has at least one application thread or master thread, and in addition each CPU is assigned a slave thread. In a first aspect, the method and system comprises assigning each slave to a particular CPU and causing the master thread to move between the processors to cause each slave thread to execute its graphics pipeline. This minimizes data motion due to application inputs being transferred from CPU to CPU. The method and system further includes providing a summary of relevant changes to graphics state to each slave, thus guaranteeing correct state without requiring synchronization around state updates. Accordingly a system and method in accordance with the present invention minimizes data motion during input and also minimizes synchronization associated therewith in a graphics processor system.Type: GrantFiled: August 10, 1998Date of Patent: June 5, 2001Assignee: 3D Labs Inc., Ltd.Inventors: Peter Bingham Valtin, Donald Wayne Mullis
-
Patent number: 5960213Abstract: A PCI compliant device having an internal function and a secondary PCI port for a second PCI device having additional functions. The device adapts its internal function and memory and the functions and memory of the second PCI device such that the host system sees only a single multi-function device, which appears to have the combined memories and functions of the adapter and second PCI device. Preferably the adapter itself includes a graphics pre-processor, and is connected to one or more rendering processors on the second PCI port.Type: GrantFiled: December 11, 1996Date of Patent: September 28, 1999Assignee: 3D Labs Inc. LtdInventor: Malcolm Eric Wilson