Patents Assigned to Altis Semiconductor SNC
-
Patent number: 8665629Abstract: An integrated circuit and method for manufacturing an integrated circuit are described. In one embodiment, the integrated circuit includes a memory cell that includes a resistivity changing memory element. The resistivity changing memory element is electrically coupled to a select transistor that includes a FinFET including a source, a drain, and a fin structure formed above a surface of a substrate between the source and the drain. The fin structure includes a channel area extending in a direction substantially parallel to the surface of the substrate, and a dielectric layer formed around at least a portion of the channel area such that an effective channel width of the select transistor depends at least in part on a height of the fin structure.Type: GrantFiled: September 28, 2007Date of Patent: March 4, 2014Assignees: Qimonda AG, Altis Semiconductor, SNCInventors: Human Park, Ulrich Klostermann, Rainer Leuschner
-
Patent number: 8310866Abstract: A thermally-assisted MRAM structure which is programmable at a writing mode operating temperature is presented and includes an anti-ferromagnet, an artificial anti-ferromagnet, a barrier layer, and a free magnetic layer. The anti-ferromagnet is composed of a material having a blocking temperature Tb which is lower than the writing mode operating temperature of the magnetic random access memory structure. The artificial anti-ferromagnet is magnetically coupled to the anti-ferromagnet, and includes first and second magnetic layers, and a coupling layer interposed therebetween, the first and second magnetic layers having different Curie point temperatures. The barrier layer is positioned to be between the second magnetic layer and the free magnetic layer.Type: GrantFiled: July 7, 2008Date of Patent: November 13, 2012Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Rainer Leuschner, Ulrich Klostermann, Richard Ferrant
-
Patent number: 8178379Abstract: According to one embodiment of the present invention, a memory device includes a composite structure including a resistivity changing layer and an electrode layer being arranged on or above the resistivity changing layer. The resistivity changing memory device further includes a protection layer being arranged on or above the composite structure, the protection layer protecting the electrode layer against electromagnetic waves.Type: GrantFiled: April 13, 2007Date of Patent: May 15, 2012Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Philippe Blanchard, Gill Yong Lee
-
Publication number: 20120104341Abstract: According to one embodiment of the present invention, a solid state electrolyte memory cell includes a cathode, an anode and a solid state electrolyte. The anode includes an intercalating material and first metal species dispersed in the intercalating material.Type: ApplicationFiled: January 10, 2012Publication date: May 3, 2012Applicants: ALTIS SEMICONDUCTOR, SNC, ADESTO TECHNOLOGY CORPORATIONInventor: Sandra Mege
-
Patent number: 8115282Abstract: According to one embodiment of the present invention, a solid state electrolyte memory cell includes a cathode, an anode and a solid state electrolyte. The anode includes an intercalating material and first metal species dispersed in the intercalating material.Type: GrantFiled: July 25, 2006Date of Patent: February 14, 2012Assignees: Adesto Technology Corporation, Altis Semiconductor, SNCInventor: Sandra Mege
-
Patent number: 7903454Abstract: According to one embodiment of the present invention, an integrated circuit includes a plurality of thermal selectable memory cells, each memory cell being connected to a conductive line, the conductive line having a first portion for applying a heating current, and a second portion for applying a programming current. The integrated circuit is configured such that the heating current and the programming current can be routed respectively to the first and the second portion of the conductive line independently from each other.Type: GrantFiled: May 2, 2008Date of Patent: March 8, 2011Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Dietmar Gogl, Rainer Leuschner, Ulrich Klostermann
-
Patent number: 7903452Abstract: A magnetoresistive memory cell has a magnetic stack providing an effective anisotropy field of a storage layer of the magnetic stack during thermal select heating, at least one line providing at least one external magnetic field to the magnetic stack, the effective anisotropy field and the at least one external magnetic field having a non-zero angle relative to one another.Type: GrantFiled: June 23, 2006Date of Patent: March 8, 2011Assignees: Qimonda AG, Altis Semiconductor, SNCInventors: Rok Dittrich, Ulrich Klostermann
-
Patent number: 7855435Abstract: According to one embodiment of the present invention, an integrated circuit including a plurality of memory cells is provided. Each memory cell includes a resistivity changing memory element which includes a top electrode, a bottom electrode, and resistivity changing material being disposed between the top electrode and the bottom electrode. Each resistivity changing memory element is at least partially surrounded by a thermal insulating structure. The thermal insulating structures are arranged such that the dissipation of heat generated within the resistivity changing memory elements into the environment of the resistivity changing memory elements is lowered.Type: GrantFiled: March 12, 2008Date of Patent: December 21, 2010Assignees: Qimonda AG, Altis Semiconductor, SNCInventors: Ulrich Klostermann, Rainer Leuschner
-
Patent number: 7838861Abstract: Embodiments of the present invention relate generally to integrated circuits, to methods for manufacturing an integrated circuit and to a memory module. In an embodiment of the invention, an integrated circuit is provided having a programmable arrangement. The programmable arrangement includes a substrate having a main processing surface, at least two first electrodes, wherein each of the two first electrodes has a side surface being arranged at a respective angle with regard to the main processing surface, the side surfaces facing one another. The programmable arrangement may further include at least one second electrode and ion conducting material between each of the at least two first electrodes and the at least one second electrode, wherein the at least one second electrode is arranged partially between the side surfaces of the two first electrodes facing one another.Type: GrantFiled: September 17, 2007Date of Patent: November 23, 2010Assignees: Qimonda AG, Altis Semiconductor, SNCInventor: Ulrich Klostermann
-
Patent number: 7830709Abstract: A memory device comprises a plurality of memory cells, each of which comprising a first electrode, a second electrode and an active material arranged between the first electrode and the second electrode, wherein the memory cells are grouped into memory cell groups, each memory cell group defining a memory cell group area and being configured such that corresponding first electrodes are individually addressable, and corresponding second electrodes are commonly addressable via a common select device provided within the memory cell group area of the memory cell group.Type: GrantFiled: February 21, 2007Date of Patent: November 9, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventor: Jan Keller
-
Patent number: 7799696Abstract: A method of manufacturing an integrated circuit including a memory device that includes the following processes: forming a mask layer structure above a composite structure including a resistivity changing layer and an electrode layer disposed above the resistivity changing layer; partially patterning the mask layer structure using a first substance; stopping patterning the mask layer structure before exposing the top surface of the electrode layer; at least partially exposing the top surface of the electrode layer using a second substance, the second substance chemically not reacting with the electrode layer material.Type: GrantFiled: December 20, 2007Date of Patent: September 21, 2010Assignees: Qimonda AG, Altis Semiconductor, SNCInventor: Stéphane Cholet
-
Patent number: 7782577Abstract: A magnetic random access memory structure comprising an anti-ferromagnetic layer structure, a crystalline ferromagnetic structure physically coupled to the anti-ferromagnetic layer structure and a ferromagnetic free layer structure physically coupled to the crystalline ferromagnetic structure.Type: GrantFiled: June 6, 2006Date of Patent: August 24, 2010Assignees: Infineon Technologies AG, ALTIS Semiconductor, SNCInventors: Wolfgang Raberg, Ulrich Klostermann
-
Patent number: 7755936Abstract: An embodiment of the invention provides an integrated circuit having a cell. The cell includes a first magnetic layer structure having a first magnetization along a first axis, a non-magnetic spacer layer structure disposed above the first magnetic layer structure, and a second magnetic layer structure disposed above the non-magnetic spacer layer structure. The second magnetic layer structure has a second magnetization along a second axis that is arranged in an angle with regard to the first axis such that by changing the direction of the second magnetization, the direction of the first magnetization along the first axis can be determined.Type: GrantFiled: January 28, 2008Date of Patent: July 13, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Joachim Wecker, Manfred Ruehrig
-
Patent number: 7751163Abstract: An electric device protection circuit comprises at least one conductive bridging unit which electrically connects a terminal of the electric device to a protection node set to a protection potential, the protection potential being chosen such that the conductive bridging unit switches from a resistive state to a conductive state in case that the voltage or current at the terminal exceeds a predetermined threshold value.Type: GrantFiled: September 29, 2006Date of Patent: July 6, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Alexander Duch, Ulrich Klostermann, Michael Kund
-
Patent number: 7732888Abstract: According to one embodiment of the present invention, a memory cell array comprises a plurality of voids, the spatial positions and dimensions of the voids being chosen such that mechanical stress occurring within the memory cell array is at least partly compensated by the voids.Type: GrantFiled: April 16, 2007Date of Patent: June 8, 2010Assignees: Qimonda AG, Altis Semiconductor, SNCInventors: Wolfgang Raberg, Cay-Uwe Pinnow
-
Patent number: 7719884Abstract: According to one embodiment of the present invention, and integrated circuit having a cell arrangement is provided. The cell arrangement includes: at least one reference memory cell set to a reference memory cell state; and a bias supplier to supply a bias condition to the reference memory cell when accessing the memory cell, such that the bias condition increases the stability of the set reference memory cell state.Type: GrantFiled: May 19, 2008Date of Patent: May 18, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventor: Rok Dittrich
-
Patent number: 7715225Abstract: According to an embodiment, an integrated circuit includes a magneto-resistive memory cell. The magneto-resistive memory cell includes: a first ferromagnetic layer; a second ferromagnetic layer; and a nonmagnetic layer being disposed between the first ferromagnetic layer and the second ferromagnetic layer. The integrated circuit further includes a programming circuit configured to route a programming current through the magneto-resistive memory cell, wherein the programming current programs the magnetizations of the first ferromagnetic layer and of the second ferromagnetic layer by spin induced switching effects.Type: GrantFiled: February 25, 2008Date of Patent: May 11, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Wolfgang Raberg, Ulrich Klostermann
-
Patent number: 7706201Abstract: An integrated circuit includes a plurality of resistivity changing memory cells and at least one resistivity changing reference cell; a voltage comparator including a first and second input terminals; a signal line connected to the memory cells, the reference cell, and the second input terminal; and a switching element connecting the first input terminal to the second input terminal. A method of operating the integrated circuit includes closing the switching element; supplying a first voltage to the first input terminal via the signal line and the switching element; opening the switching element; supplying a second voltage to the second input terminal via the signal line; and comparing the first and second voltages using the voltage comparator, wherein the first voltage represents a memory state of a memory cell, and the second voltage is a reference voltage which represents a memory state of a reference cell, or vice versa.Type: GrantFiled: July 16, 2007Date of Patent: April 27, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventors: Corvin Liaw, Michael Angerbauer, Peter Schroegmeier
-
Patent number: 7706176Abstract: An integrated circuit having a cell arrangement is provided. The cell arrangement may include a memory cell and a reference cell. The memory cell has a first memory cell status and a second memory cell status. The reference cell is set to an intermediate memory cell status between the first memory cell status and the second memory cell status.Type: GrantFiled: January 7, 2008Date of Patent: April 27, 2010Assignees: Qimonda AG, Altis Semiconductor, SNCInventor: Rok Dittrich
-
Patent number: 7697313Abstract: According to one embodiment, an integrated circuit includes an arrangement of memory cells. Each memory cell is connected to a programming current path used for programming the memory cell, and a sensing current path used for sensing the memory state of the memory cell. The programming current path and the sensing current path are at least partly separated from each other.Type: GrantFiled: October 16, 2007Date of Patent: April 13, 2010Assignees: Qimonda AG, ALTIS Semiconductor, SNCInventor: Ulrich Klostermann