Abstract: This invention relates to methods and devices for time and frequency synchronization, especially over packet networks using, for example, the IEEE 1588 Precision Time Protocol (PTP). Timing protocol messages are exposed to artifacts in the network such as packet delay variations (PDV) or packet losses. Embodiments of the invention provide a digital phase locked loop (DPLL) based on direct digital synthesis to provide both time and frequency signals for use at the slave (time client). An example of this DPLL in conjunction with a recursive least squares mechanism for clock offset and skew estimation is also provided.
Type:
Grant
Filed:
October 2, 2013
Date of Patent:
December 27, 2016
Assignees:
Khalifa University of Science, Technology and Research, Emirates Telecommunications Corporation, British Telecommunications Corporation