Patents Assigned to Broadpak Corporation
-
Publication number: 20240128238Abstract: Methods and systems for stacking multiple chips with high speed serializer/deserializer blocks are presented. These methods make use of Through Via (TV) to connect the dice to each other, and to the external pads. The methods enable efficient multilayer stacking that simplifies design and manufacturing, and at the same time, ensure high speed operation of serializer/deserializer blocks, using the TVs.Type: ApplicationFiled: December 27, 2023Publication date: April 18, 2024Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Patent number: 11894342Abstract: Methods and systems for stacking multiple chips with high speed serializer/deserializer blocks are presented. These methods make use of Through Via (TV) to connect the dice to each other, and to the external pads. The methods enable efficient multilayer stacking that simplifies design and manufacturing, and at the same time, ensure high speed operation of serializer/deserializer blocks, using the TVs.Type: GrantFiled: October 21, 2020Date of Patent: February 6, 2024Assignee: BroadPak CorporationInventor: Farhang Yazdani
-
Publication number: 20230041977Abstract: An integrated circuit package comprising one or more electronic component(s); a first substrate including a first surface and a second surface of the first substrate; and a second substrate including a first surface and a second surface of the second substrate. The first substrate including a first first-substrate cavity on the first surface of the first substrate. The second substrate includes a first second-substrate cavity on the first surface of the second substrate. The second surface of the first substrate and the second surface of the second substrate is located between the first surface of the first substrate and the first surface of the second substrate; or the first surface of the first substrate and the first surface of the second substrate is located between the second surface of the first substrate and the second surface of the second substrate.Type: ApplicationFiled: October 17, 2022Publication date: February 9, 2023Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Patent number: 11569208Abstract: An integrated circuit package comprising one or more electronic component(s); and one or more substrate(s), including a first substrate and a second substrate, wherein said first substrate including a first cavity on a first surface of said first substrate and a second cavity on a second surface of said first substrate, said second substrate includes a third cavity on a first surface of said second substrate and a fourth cavity on a second surface of said second substrate, said first substrate and said second substrate are stacked and coupled, and said one or more electronic component(s) is/are disposed inside said first cavity of first substrate and said fourth cavity of second substrate.Type: GrantFiled: March 9, 2021Date of Patent: January 31, 2023Assignee: BroadPak CorporationInventor: Farhang Yazdani
-
Publication number: 20230026177Abstract: A system in package comprising: one or more component(s); one or more heat spreader(s); and one or more substrate(s) having cavity(ies), wherein said cavity(ies) including a first cavity and a second cavity; said one or more component(s) is/are disposed within said first cavity and exposed to said second cavity; said one or more component(s) is/are coupled to said one or more substrate(s); and said one or more component(s) and said one or more substrate(s) are attached to said one or more heat spreader(s).Type: ApplicationFiled: October 4, 2022Publication date: January 26, 2023Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Publication number: 20220293575Abstract: An integrated circuit package comprising a heat spreader; one or more substrate(s); one or more standoff(s); and one or more electronic component(s). One or more component(s) is/are coupled to a substrate and the substrate maybe coupled to a heat spreader. Standoff(s) are coupled on the heat spreader or substrates forming a cavity, and one or more component(s) and substrate(s) are located inside the cavity.Type: ApplicationFiled: April 14, 2021Publication date: September 15, 2022Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Publication number: 20220189864Abstract: Semiconductor packages are described which increase the density of electronic components within. The semiconductor package may incorporate interposers with cavities formed into the top and/or bottom. The cavities may then be used as locations for the electronic components. Alternatively, narrow spacer interposers may be used to space apart standard more laterally elongated interposers to form the indentations used to house the electronic components. The semiconductor package designs described herein may be used to reduce footprint, reduce profile and increase electronic component and transistor density for semiconductor products.Type: ApplicationFiled: March 7, 2022Publication date: June 16, 2022Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Patent number: 11302617Abstract: An electronic package comprising a first substrate that includes a first plurality of substrate vias and one or more cavities, a second substrate that includes a second plurality of substrate vias and one or more cavities, and a standoff substrate(s). The standoff substrate(s)positioned between the first and second substrate, the standoff substrate(s) is affixed to each of the first and second substrate, standoff substrate(s) forms a clearance between the first and second substrate, the standoff substrate(s) comprises an intervening plurality of substrate vias passing through the entire thickness of the standoff substrate(s), and a portion of the second plurality of substrate vias are configured to be or capable of being electrically connected to a portion of the first plurality of substrate vias by way of a portion of the intervening plurality of substrate vias.Type: GrantFiled: December 22, 2019Date of Patent: April 12, 2022Assignee: BroadPak CorporationInventor: Farhang Yazdani
-
Publication number: 20210242185Abstract: An integrated circuit package comprising one or more electronic component(s); and one or more substrate(s), including a first substrate and a second substrate, wherein said first substrate including a first cavity on a first surface of said first substrate and a second cavity on a second surface of said first substrate, said second substrate includes a third cavity on a first surface of said second substrate and a fourth cavity on a second surface of said second substrate, said first substrate and said second substrate are stacked and coupled, and said one or more electronic component(s) is/are disposed inside said first cavity of first substrate and said fourth cavity of second substrate.Type: ApplicationFiled: March 9, 2021Publication date: August 5, 2021Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Publication number: 20210175162Abstract: A system comprising a plurality of electronic components, wherein said plurality of electronic components including a first component and a second component, and said first component is a security component configured to generate and/or store security key(s); a substrate; one or more standoff substrate(s) comprising of cavity(3ies), wherein said one or more standoff substrate(s) is/are coupled to said substrate, said one or more standoff substrate(s) completely encircles said substrate, said security component is disposed inside said cavity(ies), said security component is coupled to said substrate, said security component is obfuscated by said substrate and said one or more standoff substrate(s), and said security component and said second component are configured to communicate security key(s) for performing device identification, authentication, encryption, and/or device integrity verification.Type: ApplicationFiled: February 21, 2021Publication date: June 10, 2021Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Patent number: 10964676Abstract: An integrated circuit package comprising a first substrate having a cavity; a second substrate; and one or more semiconductor device(s) and/or passive component (s) are coupled to the second substrate. The cavity is formed using two opposite side walls of the first substrate where two opposite sides of the cavity are kept open, the one or more semiconductor device(s) and/or passive component(s) is/are electrically coupled using redistribution layers, and the second substrate is located inside the cavity of the first substrate.Type: GrantFiled: July 14, 2018Date of Patent: March 30, 2021Assignee: BroadPak CorporationInventor: Farhang Yazdani
-
Publication number: 20210035955Abstract: Methods and systems for stacking multiple chips with high speed serializer/deserializer blocks are presented. These methods make use of Through Via (TV) to connect the dice to each other, and to the external pads. The methods enable efficient multilayer stacking that simplifies design and manufacturing, and at the same time, ensure high speed operation of serializer/deserializer blocks, using the TVs.Type: ApplicationFiled: October 21, 2020Publication date: February 4, 2021Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Patent number: 10847499Abstract: Methods and systems for stacking multiple chips with high speed serializer/deserializer blocks are presented. These methods make use of Through Via (TV) to connect the dice to each other, and to the external pads.Type: GrantFiled: December 16, 2019Date of Patent: November 24, 2020Assignee: BroadPak CorporationInventor: Farhang Yazdani
-
Publication number: 20200144170Abstract: An electronic package comprising a substrate, standoff substrate(s) and electronic components located within a clearance and/or one or more cavities. The substrate comprises substrate via(s) and/or substrate Redistribution Layer(s) and/or one or more cavities and/or substrate through hole(s). The standoff substrate(s) is coupled to said substrate. The standoff substrate(s) forms a clearance on the top and/or bottom surface of said substrate. The standoff substrate(s) comprises standoff substrate via(s) and/or standoff substrate Redistribution Layer(s). The standoff substrate via(s) and/or said standoff substrate Redistribution Layer(s) are coupled to said substrate Redistribution Layer(s) and/or said substrate via(s). The electronic components is coupled to said substrate and/or said at least one standoff substrate. The electronic components including a first electronic component and a second electronic component.Type: ApplicationFiled: December 22, 2019Publication date: May 7, 2020Applicant: BroadPak CorporationInventor: Farhang YAZDANI
-
Stacking Integrated Circuits containing Serializer and Deserializer blocks using Through Silicon Via
Publication number: 20200118980Abstract: Methods and systems for stacking multiple chips with high speed serialiser/deserialiser blocks are presented. These methods make use of Through Silicon Via (TSV) to connect the dice to each other, and to the external pads. The methods enable efficient multilayer stacking that simplifies design and manufacturing, and at the same time, ensure high speed operation of serialiser/deserialiser blocks, using the TSVs.Type: ApplicationFiled: December 16, 2019Publication date: April 16, 2020Applicant: BroadPak CorporationInventor: Farhang YAZDANI -
Stacking integrated circuits containing serializer and deserializer blocks using through silicon via
Patent number: 10522516Abstract: A system comprising a die stack having at least a first die and a second die; one or more Redistribution Layer(s); one or more Through Silicon Via(s); one or more Serial I/O(s); one or more contact pad(s); and a substrate. The die stack is configured to communicate through said one or more Redistribution Layer(s) and said Through Silicon Via(s). The first die and/or said second die is/are configured to communicate through said one or more Redistribution Layer(s) and said Through Silicon Via(s). The one or more Serial I/O(s) is/are configured to communicate through said one or more Redistribution Layer(s) and said Through Silicon Via(s).Type: GrantFiled: March 16, 2019Date of Patent: December 31, 2019Assignee: BroadPak CorporationInventor: Farhang Yazdani -
Patent number: 10515886Abstract: An electronic package comprising a first substrate; a second substrate; at least one standoff substrate positioned between the first substrate and the second substrate, wherein the at least one standoff substrate is affixed to each of the first substrate and the second substrate, wherein the at least one standoff substrate forms a clearance between the first substrate and the second substrate, and wherein the at least one standoff substrate comprises an intervening plurality of through-substrate vias passing through the entire thickness of the at least one standoff substrate, and wherein a portion of the second plurality of through-substrate vias are electrically connected to a portion of the first through-substrate vias by way of a portion of the intervening through-substrate vias; and at least three electronic components located within the clearance.Type: GrantFiled: November 11, 2017Date of Patent: December 24, 2019Assignee: BroadPak CorporationInventor: Farhang Yazdani
-
Stacking Integrated Circuits containing Serializer and Deserializer blocks using Through Silicon Via
Publication number: 20190221546Abstract: Methods and systems for stacking multiple chips with high speed serialiser/deserialiser blocks are presented. These methods make use of Through Silicon Via (TSV) to connect the dice to each other, and to the external pads. The methods enable efficient multilayer stacking that simplifies design and manufacturing, and at the same time, ensure high speed operation of serialiser/deserialiser blocks, using the TSVs.Type: ApplicationFiled: March 16, 2019Publication date: July 18, 2019Applicant: BroadPak CorporationInventor: Farhang YAZDANI -
Stacking integrated circuits containing serializer and deserializer blocks using through silicon via
Patent number: 10236275Abstract: A die stack having a second die is stacked vertically on top of a first die. A first plurality of test pads is located along a first edge of the first die. A second plurality of test pads is located along a second edge of the first die. The first edge of the first die is parallel to the second edge of the first die. A third plurality of test pads is located along a first edge of the second die. A fourth plurality of test pads is located along a second edge of the second die. The first edge of the second die is parallel to the second edge of the second die. The first edge of the first die and the second edge of the first die are perpendicular to the first edge of the second die and the second edge of the second die.Type: GrantFiled: July 27, 2011Date of Patent: March 19, 2019Assignee: BroadPak CorporationInventor: Farhang Yazdani -
Publication number: 20180342489Abstract: An integrated circuit package comprising a first substrate having a cavity; a second substrate; and one or more semiconductor device(s) and/or passive component (s) are coupled to the second substrate. The cavity is formed using two opposite side walls of the first substrate where two opposite sides of the cavity are kept open, the one or more semiconductor device(s) and/or passive component(s) is/are electrically coupled using redistribution layers, and the second substrate is located inside the cavity of the first substrate.Type: ApplicationFiled: July 14, 2018Publication date: November 29, 2018Applicant: BroadPak CorporationInventor: Farhang YAZDANI