Patents Assigned to BUFFALO MEMORY CO., LTD.
-
Publication number: 20180182737Abstract: A semiconductor device comprising a plurality of semiconductor chips and a plurality of electric wirings. The plurality of semiconductor chips are stacked in a first direction, each semiconductor chip of the plurality of semiconductor chips including a plurality of conductive pads that are aligned in an aligning direction, orthogonal to the first direction. The plurality of semiconductor chips are stacked such that each semiconductor chip is shifted from an adjacent semiconductor chip of the plurality of semiconductor chips by a first predetermined interval in the aligning direction and shifted from the adjacent semiconductor chip by a second predetermined interval in a second direction orthogonal to both the first direction and the aligning direction. The plurality of electric wirings electrically connect the plurality of conductive pads of every other semiconductor chip of the plurality of semiconductor chips, respectively.Type: ApplicationFiled: December 21, 2017Publication date: June 28, 2018Applicant: Buffalo Memory Co, Ltd.Inventors: YU NAKASE, Takayuki Okinaga, Shuichiro Azuma, Kazuki Makuni, Takeshi Kotegawa, Noriaki Sugahara
-
Publication number: 20180018182Abstract: A storage device includes a first memory which stores data including activation data necessary to activate a host device, a second memory, and a controller which performs writing and reading operation of data stored in the first memory based on a request from the host device; acquires address information including an address and data amount of data in the first memory, for which a read request is previously issued from the host device at activation of the host device; at activation of the storage device, reads data including at least the activation data from the first memory based on the address information and store the data in the second memory; and in response to a read request issued from the host device, transmits the data stored in the second memory to the host device.Type: ApplicationFiled: July 12, 2017Publication date: January 18, 2018Applicant: BUFFALO MEMORY CO., LTD.Inventors: Kazuki MAKUNI, Takayuki OKINAGA, Shuichiro AZUMA, Noriaki SUGAHARA, Yu NAKASE
-
Patent number: 9866219Abstract: An arithmetic logic operation device including a memory device configured to store a lookup table and receive an input of a bit string N bits long, N being an integer of at least 2, the input bit string representing an address in the lookup table at which is stored multiple-bit data of which a part includes a bit representative of the result of a logical operation performed between the bits included in the input bit string. The memory device is accessed to output the bits included in the data stored at the address represented by the received bit string. The arithmetic logic device achieves arithmetic processing in a relatively short time on a relatively small circuit scale.Type: GrantFiled: June 9, 2014Date of Patent: January 9, 2018Assignees: MEISEI GAKUEN, BUFFALO MEMORY CO., LTD.Inventors: Kanji Otsuka, Yoichi Sato, Takayuki Okinaga, Shuichiro Azuma
-
Patent number: 9632714Abstract: A solid state drive (SSD) device using a flash memory and including a non-volatile memory that differs in type from the flash memory. The SSD device receives data to be written to the flash memory; stores the received data in the non-volatile memory; stores the data stored in the non-volatile memory to the flash memory; and stores, in the non-volatile memory, flow data indicating a flow of tasks to be undertaken while storing the received data in the non-volatile memory and storing the data stored in the non-volatile memory to the flash memory.Type: GrantFiled: April 29, 2015Date of Patent: April 25, 2017Assignee: BUFFALO MEMORY CO., LTD.Inventors: Kazuki Makuni, Takayuki Okinaga, Shuichiro Azuma, Yosuke Takata, Noriaki Sugahara
-
Publication number: 20160211851Abstract: An arithmetic logic operation device including a memory device configured to store a lookup table and receive an input of a bit string N bits long, N being an integer of at least 2, the input bit string representing an address in the lookup table at which is stored multiple-bit data of which a part includes a bit representative of the result of a logical operation performed between the bits included in the input bit string. The memory device is accessed to output the bits included in the data stored at the address represented by the received bit string. The arithmetic logic device achieves arithmetic processing in a relatively short time on a relatively small circuit scale.Type: ApplicationFiled: June 9, 2014Publication date: July 21, 2016Applicants: Meisei Gakuen, BUFFALO MEMORY CO., LTD.Inventors: Kanji OTSUKA, Yoichi SATO, Takayuki OKINAGA, Shuichiro AZUMA
-
Patent number: 9223695Abstract: An information processing apparatus including a NAND type flash memory; circuitry configured to control writing/reading of data to/from the NAND type flash memory; and an interface configured to connect the information processing apparatus to a host apparatus. The circuitry is configured to determine whether to erase data stored in a specific area within the NAND type flash memory by overwriting the data based on whether an overwrite command is received from the host apparatus via the interface; and erase a physical block including the specific area when it is determined to erase the data by removing electric charges in the NAND type flash memory in the physical block including the specific area.Type: GrantFiled: June 26, 2013Date of Patent: December 29, 2015Assignee: BUFFALO MEMORY CO., LTD.Inventors: Kazuki Makuni, Takayuki Okinaga, Shuichiro Azuma, Yosuke Takata, Noriaki Sugahara
-
Patent number: 9189388Abstract: An information processing apparatus including a NAND type flash memory; circuitry configured to control writing/reading of data to/from the NAND type flash memory; and an interface configured to connect the information processing apparatus to a host apparatus. The circuitry is configured to determine whether to erase data stored in a specific area within the NAND type flash memory by overwriting the data based on whether an overwrite command is received from the host apparatus via the interface; and erase a physical block including the specific area when it is determined to erase the data by removing electric charges in the NAND type flash memory in the physical block including the specific area.Type: GrantFiled: June 26, 2013Date of Patent: November 17, 2015Assignee: BUFFALO MEMORY CO., LTD.Inventors: Kazuki Makuni, Takayuki Okinaga, Shuichiro Azuma, Yosuke Takata, Noriaki Sugahara
-
Publication number: 20150242151Abstract: A solid state drive (SSD) device using a flash memory and including a non-volatile memory that differs in type from the flash memory. The SSD device receives data to be written to the flash memory; stores the received data in the non-volatile memory; stores the data stored in the non-volatile memory to the flash memory; and stores, in the non-volatile memory, flow data indicating a flow of tasks to be undertaken while storing the received data in the non-volatile memory and storing the data stored in the non-volatile memory to the flash memory.Type: ApplicationFiled: April 29, 2015Publication date: August 27, 2015Applicant: BUFFALO MEMORY CO., LTD.Inventors: Kazuki MAKUNI, Takayuki OKINAGA, Shuichiro AZUMA, Yosuke TAKATA, Noriaki SUGAHARA
-
Patent number: 9063845Abstract: A solid state drive (SSD) device using a flash memory and including a non-volatile memory that differs in type from the flash memory. The SSD device receives data to be written to the flash memory; stores the received data in the non-volatile memory; stores the data stored in the non-volatile memory to the flash memory; and stores, in the non-volatile memory, flow data indicating a flow of tasks to be undertaken while storing the received data in the non-volatile memory and storing the data stored in the non-volatile memory to the flash memory.Type: GrantFiled: August 9, 2013Date of Patent: June 23, 2015Assignee: BUFFALO MEMORY CO., LTD.Inventors: Kazuki Makuni, Takayuki Okinaga, Shuichiro Azuma, Yosuke Takata, Noriaki Sugahara
-
Publication number: 20150081953Abstract: The present invention provides an SSD device that uses non-volatile memory as a cache to contribute to reduced power consumption. An SSD (Solid State Drive) device using a flash memory includes n (n?2) non-volatile memory units 130 and a controller section 11. Each of the non-volatile memory units 130 includes a non-volatile memory different in type from a flash memory. The controller section 11 receives data to be written to the flash memory and stores the received data in the non-volatile memory units 130.Type: ApplicationFiled: March 27, 2013Publication date: March 19, 2015Applicant: BUFFALO MEMORY CO., LTD.Inventors: Yosuke Takata, Takayuki Okinaga, Noriaki Sugahara
-
Publication number: 20140068157Abstract: A solid state drive (SSD) device using a flash memory and including a non-volatile memory that differs in type from the flash memory. The SSD device receives data to be written to the flash memory; stores the received data in the non-volatile memory; stores the data stored in the non-volatile memory to the flash memory; and stores, in the non-volatile memory, flow data indicating a flow of tasks to be undertaken while storing the received data in the non-volatile memory and storing the data stored in the non-volatile memory to the flash memory.Type: ApplicationFiled: August 9, 2013Publication date: March 6, 2014Applicant: BUFFALO MEMORY CO., LTD.Inventors: Kazuki Makuni, Takayuki Okinaga, Shuichiro Azuma, Yosuke Takata, Noriaki Sugahara