Patents Assigned to Etron Technology, Inc.
-
Publication number: 20240153540Abstract: A semiconductor device structure includes a silicon substrate, a transistor, and an interconnection. The silicon substrate has a silicon surface. The transistor includes a gate structure, a first conductive region, a second conductive region, and a channel under the silicon surface. The interconnection is extended beyond the transistor and coupled to the first conductive region of the transistor. The interconnection is disposed under the silicon surface and isolated from the silicon substrate by an isolation region.Type: ApplicationFiled: January 9, 2024Publication date: May 9, 2024Applicant: Etron Technology, Inc.Inventor: Chao-Chun Lu
-
Patent number: 11973120Abstract: A transistor structure includes a semiconductor substrate, a gate structure, a channel region, a first conductive region, and a first isolation region. The semiconductor substrate has a semiconductor surface. The gate structure has a length. The first conductive region is electrically coupled to the channel region. The first isolation region is next to the first conductive region. A length of the first conductive region between the gate structure and the first isolation is controlled by a single photolithography process which is originally configured to define the length of the gate structure.Type: GrantFiled: January 18, 2021Date of Patent: April 30, 2024Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Patent number: 11972983Abstract: A transistor structure includes a semiconductor substrate, a gate structure, a channel region, a first conductive region, and a first isolation region. The semiconductor substrate has a semiconductor surface. The gate structure has a length. The first conductive region is electrically coupled to the channel region. The first isolation region is next to the first conductive region. A length of the first conductive region between the gate structure and the first isolation is controlled by a single photolithography process which is originally configured to define the length of the gate structure.Type: GrantFiled: December 31, 2020Date of Patent: April 30, 2024Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20240114678Abstract: An IC system includes a package, a plurality of memory dies, and a logic chip. The plurality of memory dies are within the package, each memory die includes a memory region and abridge area, the memory region of each memory die includes a plurality of memory cells and each memory cell includes a first transistor, and the bridge area of each memory die includes a plurality of memory input/output (I/O) pads and a plurality of third transistors. The logic chip includes a logic bridge area and a plurality of second transistors, and the logic bridge area includes a plurality of logic I/O pads. Each memory die is horizontally spaced apart from the logic chip, and the plurality of memory I/O pads of each memory die are electrically coupled to the plurality of logic I/O pads. Each memory die is horizontally spaced apart from each other.Type: ApplicationFiled: December 5, 2023Publication date: April 4, 2024Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20240112707Abstract: A dynamic random access memory applied to an embedded display port includes a memory core unit, a peripheral circuit unit, and an input/output unit. The memory core unit is used for operating in a first predetermined voltage. The peripheral circuit unit is electrically connected to the memory core unit for operating in a second predetermined voltage, where the second predetermined voltage is lower than 1.1V. The input/output unit is electrically connected to the memory core unit and the peripheral circuit unit for operating in a third predetermined voltage, where the third predetermined voltage is lower than 1.1V.Type: ApplicationFiled: December 15, 2023Publication date: April 4, 2024Applicant: Etron Technology, IncInventors: Der-Min Yuan, Yen-An Chang, Wei-Ming Huang
-
Publication number: 20240047298Abstract: A semiconductor structure includes a substrate and a first circuit containing composite block over the substrate. The first circuit containing composite block includes a through via therein and a re-distribution layer thereon. The first circuit containing composite block includes a semiconductor block and a diamond block.Type: ApplicationFiled: August 8, 2023Publication date: February 8, 2024Applicants: nD-HI Technologies Lab, Inc., ETRON TECHNOLOGY, INC.Inventors: Ho-Ming TONG, Wei YEN, Chao-Chun LU
-
Publication number: 20240047297Abstract: A method to form a first diamond composite wafer, a second diamond composite wafer or a third diamond composite wafer with a predetermined diameter includes the following steps: preparing a plurality of diamond blocks, wherein each diamond block has a dimension smaller than the predetermined diameter; attaching the plurality of diamond blocks to a first semiconductor substrate with the predetermined diameter to form a first temporary composite wafer, wherein a thermal conductivity of the first semiconductor substrate is smaller than that of the diamond block; and filling gaps among the plurality of diamond blocks of the first temporary composite wafer to form the first diamond composite wafer; or attaching the first diamond composite wafer to a second semiconductor substrate with the predetermined diameter to form the second diamond composite wafer, or removing the first semiconductor substrate from the first diamond composite wafer to form the third diamond composite wafer.Type: ApplicationFiled: October 21, 2022Publication date: February 8, 2024Applicants: nD-HI Technologies Lab, Inc., ETRON TECHNOLOGY, INC.Inventors: Ho-Ming TONG, Wei YEN, Chao-Chun LU
-
Publication number: 20240047192Abstract: A method to process a diamond composite wafer includes the following steps: (a). forming a plurality of through vias in the diamond composite wafer and a first re-distribution layer on a firs side of the diamond composite wafer; (b). attaching a temporary carrier to the first re-distribution layer, and forming a second re-distribution layer on a second side of the diamond composite wafer; and (c). releasing the temporary carrier to form a circuit containing diamond composite wafer.Type: ApplicationFiled: August 8, 2023Publication date: February 8, 2024Applicants: nD-HI Technologies Lab,Inc., ETRON TECHNOLOGY, INC.Inventors: Ho-Ming TONG, Wei YEN, Chao-Chun LU
-
Patent number: 11894098Abstract: A dynamic random access memory applied to an embedded display port includes a memory core unit, a peripheral circuit unit, and an input/output unit. The memory core unit is used for operating in a first predetermined voltage. The peripheral circuit unit is electrically connected to the memory core unit for operating in a second predetermined voltage, where the second predetermined voltage is lower than 1.1V. The input/output unit is electrically connected to the memory core unit and the peripheral circuit unit for operating in a third predetermined voltage, where the third predetermined voltage is lower than 1.1V.Type: GrantFiled: March 25, 2021Date of Patent: February 6, 2024Assignee: Etron Technology, Inc.Inventors: Der-Min Yuan, Yen-An Chang, Wei-Ming Huang
-
Publication number: 20240030347Abstract: A transistor structure includes a semiconductor substrate, a gate structure, a channel region, and a first conductive region. The semiconductor substrate has a semiconductor surface. The gate structure is above the semiconductor surface, and a first concave is formed to reveal the gate structure. The channel region is under the semiconductor surface. The first conductive region is electrically coupled to the channel region, and a second concave is formed to reveal the first conductive region. A mask pattern in a photolithography process is used to define the first concave, and the mask pattern only defines one dimension length of the first concave.Type: ApplicationFiled: October 5, 2023Publication date: January 25, 2024Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Patent number: 11881481Abstract: The present invention provides a new complementary MOSFET structure with localized isolations in silicon substrate to reduce leakages and prevent latch-up. The complementary MOSFET structure comprises a semiconductor wafer substrate with a semiconductor surface, a P type MOSFET comprising a first conductive region, a N type MOSFET comprising a second conductive region, and a cross-shape localized isolation region between the P type MOSFET and the N type MOSFET. Wherein, the cross-shape localized isolation region includes a horizontally extended isolation region below the semiconductor surface, and the horizontally extended isolation region contacts to a bottom side of the first conductive region and a bottom side of the second conductive region.Type: GrantFiled: May 12, 2021Date of Patent: January 23, 2024Assignees: INVENTION AND COLLABORATION LABORATORY PTE. LTD., ETRON TECHNOLOGY, INC.Inventor: Chao-Chun Lu
-
Patent number: 11877439Abstract: An unified IC system includes a base memory chip, a plurality of stacked memory chips, and a logic chip. The base memory chip includes a memory region and a bridge area, the memory region includes a plurality of memory cells, and the bridge area includes a plurality of memory input/output (I/O) pads and a plurality of third transistors. The plurality of stacked memory chips is positioned above the base memory chip. The logic chip includes a logic bridge area and a plurality of second transistors, the logic bridge includes a plurality of logic I/O pads, wherein the plurality of memory I/O pads are electrically coupled to the plurality of logic I/O pads, and a voltage level of an I/O signal of the third transistor is the same or substantially the same as a voltage level of an I/O signal of the second transistor.Type: GrantFiled: August 24, 2022Date of Patent: January 16, 2024Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Patent number: 11869972Abstract: A transistor structure includes a gate structure, a channel region, a drain region and a source region. The gate structure is positioned above a silicon surface of a first silicon material, the channel region is under the silicon surface, and the channel region includes a first terminal and a second terminal. The drain/source region is independent and not derived from the first silicon material, the drain region includes a first predetermined physical boundary directly connected to the first terminal of the channel region, and the source region includes a second predetermined physical boundary directly connected to the second terminal of the channel region. The drain/source region includes a lower portion below the silicon surface and the bottom of the lower portion of the drain/source region is confined to an isolator, and sidewalls of the drain/source region are confined to spacers except sidewalls of the lower portion of the drain/source region.Type: GrantFiled: April 18, 2019Date of Patent: January 9, 2024Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20240008256Abstract: The present invention discloses a memory cell structure. The memory cell structure includes a silicon substrate, a transistor, and a capacitor. The silicon substrate has a silicon surface. The transistor is coupled to the silicon surface, wherein the transistor includes a gate structure, a first conductive region, and a second conductive region. The capacitor has a storage electrode, wherein the capacitor is over the transistor and the storage electrode is electrically coupled to the second conductive region of the transistor. The capacitor includes a capacitor periphery, and the transistor is located within the capacitor periphery.Type: ApplicationFiled: September 18, 2023Publication date: January 4, 2024Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20230420028Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: ApplicationFiled: September 1, 2023Publication date: December 28, 2023Applicant: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun LU, Bor-Doou RONG, Chun SHIAH
-
Patent number: 11855218Abstract: A transistor structure includes a semiconductor substrate, a gate structure, a channel region, and a first conductive region. The semiconductor substrate has a semiconductor surface. The gate structure is above the semiconductor surface, and a first concave is formed to reveal the gate structure. The channel region is under the semiconductor surface. The first conductive region is electrically coupled to the channel region, and a second concave is formed to reveal the first conductive region. A mask pattern in a photolithography process is used to define the first concave, and the mask pattern only defines one dimension length of the first concave.Type: GrantFiled: September 8, 2021Date of Patent: December 26, 2023Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20230387938Abstract: An error correction method comprises; when a decoder determines that an input analog code is at a forbidden state, setting a digital binary code as a first predetermined code and inputting the digital binary code to an ECC engine; determining whether the digital binary code has no error or two errors; when the digital binary code has no error, outputting the digital binary code after ECC by the ECC engine; when the digital binary code has two errors, resetting the digital binary code as a second predetermined code and inputting the digital binary code to the ECC engine for ECC; and when the decoder determines that the input analog code is not at the forbidden state, decoding the input analog code into the digital binary code and inputting the digital binary code to the ECC engine for ECC.Type: ApplicationFiled: July 3, 2023Publication date: November 30, 2023Applicant: ETRON TECHNOLOGY, INC.Inventors: Ho-Yin CHEN, Han-Hsien WANG, Han-Nung YEH
-
Publication number: 20230385224Abstract: A memory subsystem is provided, including a memory controller integrated circuit (IC), a memory bus and a memory IC, all which use fewer signals than common DDR type memory of the same peak bandwidth. Using no more than 22 switching signals, the subsystem can transfer data over 3000 Megabytes/second across the bus interconnecting the ICs. Signal count reduction is attained by time-multiplexing address/control commands onto at least some of the same signals used for data transfer. A single bus signal is used to initiate bus operation, and once in operation the single signal can transfer addressing and control information to the memory IC concurrent with data transfer via a serial protocol based on 16 bit samples of this single bus signal. Bus bandwidth can be scaled by adding additional data and data strobe IO signals. These additional data bus signals might be used only for data and data mask transport.Type: ApplicationFiled: April 21, 2023Publication date: November 30, 2023Applicant: Etron Technology, Inc.Inventor: Richard Dewitt Crisp
-
Patent number: 11825645Abstract: The present invention discloses a memory cell structure. The memory cell structure includes a silicon substrate, a transistor, and a capacitor. The silicon substrate has a silicon surface. The transistor is coupled to the silicon surface, wherein the transistor includes a gate structure, a first conductive region, and a second conductive region. The capacitor has a storage electrode, wherein the capacitor is over the transistor and the storage electrode is electrically coupled to the second conductive region of the transistor. The capacitor includes a capacitor periphery, and the transistor is located within the capacitor periphery.Type: GrantFiled: June 2, 2021Date of Patent: November 21, 2023Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Patent number: 11798613Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: GrantFiled: April 7, 2021Date of Patent: October 24, 2023Assignee: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun Lu, Bor-Doou Rong, Chun Shiah